H. Schnurmann, "Weighted Test Pattern Generation In Monte Carlo Testing of IC's", IBM TDB, vol. 15, No. 6, 11/1972, pp. 1725-1726. |
"Test Generation of AC Faults Using Weighted Random Patterns", IBM IDB, vol. 32, No. 3A, 8/1989, pp. 4-6. |
"Testing and Diagnosis of Interconnects Using Boundary Scan Architecture", A. Hassan, J. Rajski, and V. K. Agarwal, IEEE 1988 International Test Conference, Paper 7.1, pp. 126-137 (1988). |
"Interconnect Testing with Boundary Scan", P. T. Wagner, IEEE 1987 International Test Conference, Paper 2.2, pp. 52-57 (1987). |
"Electronic Chip-In-Place Test", P. Goel and M. T. McMahon, 1982 IEEE Test Conference, Paper 3.6, pp. 83-89 (1982). |
"JTAG Boundary Scan Architecture Standard Proposal", Version 2.0, Joint Test Action Group, Mar. 30, 1988. |