A. G. George, et al., "Packaging Alternatives to Large Silicon Chips: Tiled Silicon on MCM and PWB Substrates", IEEE, 1996, pp. 699-708. |
M. Ker, et al., "Whole-Chip ESD Protection Design for Submicron CMOS VLSI", IEEE, Jun. 1997, pp. 1920-1923. |
P. Zuchowski, et al., "I/O Impedance Matching Algorithms for High-Performance ASICs", ASIC 1997 Conference, no pg #s. |
B. Basaran, et al., "Latchup-Aware Placement and Parasitic-Bounded Routing of Custom Analog Cells", IEEE, 1993, pp. 415-421. |
J. Easton, et al., "A System Engineering Approach to Design of On-Clip Electrostatic Discharge Protection", IEEE, 1996, pp. 22-28. |
B. Rodgers, et al., "Attacking ESD", Circuits Assembly, Jun. 1995, p. 40. |
S. Beebe, "Methodology for Layout Design and Organization of ESD Protection Transistors", EOS/ESD Symposium, 1996, pp. 265-275. |
W. Russell, "Defuse the Threat of ED Damage", Electronic Design, Mar. 6, 1995, p. 115. |
C. Duvury et al., "ESD: A Pervasive Reliability Concern for IC Technologies", Proceedings of the IEEE, vol. 81, No. 5, May 1993, pp. 690-702. |
Jim Lipman, "Postlayout EDS Tools Lock Onto Full-Chip Verification", EDN, Oct. 10, 1996, pp. ,93-104. |