Embodiments of the invention relate to MRAM (Magnetic Random Access Memory) semiconductor devices.
Nonvolatile solid state memory can be fabricated based on MRAM chips which have the potential to replace Flash memory and Electronically Programmable Read-Only Memory (EEPROM).
MRAM fabrication techniques include sputter etching and chemical etching. In the case of sputter etching (also known as Ion Beam Etching) a high energy ion beam is used to etch/pattern metallic/magnetic materials. The by-products created by this physical sputtering technique are involatile and are susceptible to redeposition on the side-walls of etched structures. This is undesirable.
Chemical etching, e.g. with chlorine based plasma chemistries may be operated under high density conditions to provide practical etch rates for most alloys. However, there is always a concern with corrosion caused by plasma residues that remain on feature sidewalls upon removal from the reactor.
The following drawings are illustrative of particular embodiments and therefore do not limit the scope of the invention, but are presented to assist in providing a proper understanding. The drawings are not to scale and are intended for use in conjunction with the explanations in the following detailed description. The present invention will hereinafter be described in conjunction with the appended drawings, wherein like reference numerals denote like elements.
In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the invention. It will be apparent, however, to one of ordinary skill in the art that the invention may be practiced without these specific details.
Reference in this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in this specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. Moreover, various features are described which may be exhibited by some embodiments and not by others. Similarly, various requirements are described which may be requirements for some embodiments but not other embodiments.
The shortcomings of the conventional physical sputter or chlorine etch can be resolved by using a method that can etch the multi-layer materials without re-depositions on the sidewalls by using a Carbonyl reactive ion etch (RIE) process. The etched devices are also corrosion free under these carbon monoxide (CO) based gas chemistries. An electro conductive material is used as the hard mask such as titanium nitride (TiN) for etching the Magnetic-Tunneling-Junction (MTJ) and for allowing self aligned via for the following bottom electrode (BELT) etch step. Carbonyl reactive ion etch has good selectivity of TiN to MTJ.
It has been well known in the steel industry that iron will form iron carbonyl Fe(CO)5 when reacted with CO at a boiling point of 103° C. Subsequently it was found that most metals will form carbonyls at elevated temperatures. On that basis NiFe can be etched reactively in a plasma reactive ion etch chamber into Ni(CO)4 and Fe(CO)5, where the byproducts are volatile and may be pumped away.
Embodiments of the present invention disclose a method for etching multi-layer metallic stacks in MRAM devices utilizing CO based etch chemistries to form volatile carbonyl byproducts. In one embodiment NH3 is added into the CO gas mixture to prevent to certain extent the dissociation of CO into non-reactive carbon and oxygen. As a result, C to O bonding was preserved as the reactive etching species, and the formation of carbide and oxide on the surface was avoided. An alternative gas chemistry for producing carbonyl by-products effectively is methanol (CH3OH), where CO reactive species can be generated in a plasma without the need for the additional ammonia. Typical etch rates were ˜300 Å·min-1 for Ni0.8Fe0.2, a factor of about three higher than purely physical Ar+ sputtering as in ion milling at similar RF power and pressure ratios. The method includes utilizing a metallic hard mask that is in-volatile to the CO/NH3 or CH3OH process chemistry such as Ta, TiN or Al2O3. The disclosed process may be operated at 100° C. to 200° C., below temperatures that could alter the magnetic properties of the MTJ. The disclosed process may be run at an inductively-coupled-plasma (ICP) reactor (may include capacitively-coupled (CCP), transformer-coupled (TCP) reactors and electron cyclotron resonance (ECR)) and run at a substrate bias power level that does cause electrical damage (ESD) to the sensitive device layers. Advantageously, the CO/NH3 or methanol chemistries do not cause corrosion upon wafer removal from the reactor since no residue is left behind on feature sidewalls.
Turning now to
Turning now to
One of ordinary skill in the art would appreciate that the above outlined processing steps may be used to fabricate a MRAM circuit/chip with a plurality of discrete magnetic bits.
The etch chemistries that may be used in the above outlined steps, in accordance with one embodiment of the invention, are provided below.
Table 2 below indicates process parameters of a CH3OH etch chemistry, in accordance with one embodiment.
Table 3 below shows process parameters for deposition of the hard mask layer 18, in accordance with one embodiment.
Table 4 below shows process parameters for patterning of the MTJ stack, in accordance with one embodiment.
Table 5 below shows process parameters for etching the hard mask, in accordance with one embodiment.
Table 6 below shows process parameters for etching the MTJ stack, in accordance with one embodiment.
In the Table 6 ME denoted a main etch step whereas OE denotes a over etch step. In one embodiment, the end points for these etch steps is based on spectral analysis of the plasma within the etching chamber. In particular, spectral signature of the plasm is monitored during the ME step which is ended when a the etching is stopped when a drop in Signal Intensity at 420 nm is observed.
Table 7 below shows process parameters for deposition of the spacer oxide, in accordance with one embodiment.
Table 8 below shows process parameters for the BELT lithography step, in accordance with one embodiment.
Table 9 below shows process parameters for the BELT etch and subsequent steps, in accordance with one embodiment.
Although the present embodiments have been described with reference to specific example embodiments, it will be evident that various modifications and changes may be made to these embodiments without departing from the broader spirit and scope of the various embodiments.
This application claims the benefit of priority to U.S. Provisional Patent Application No. 61/375,218 filed on Aug. 19, 2010, the entire specification of which is hereby incorporated by reference.
Number | Date | Country | |
---|---|---|---|
61375218 | Aug 2010 | US |