1. Field of the Invention
The present invention relates to a fabricating method of a MEMS device, and more particularly, to a fabricating method of a MEMS microphone.
2. Description of the Prior Art
Microphones are electromechanical transducers that convert an incident pressure into a corresponding electrical output. There are many well-established transduction principles but the condenser microphone stands out due to its high sensitivity, low power consumption, high noise immunity and flat frequency response.
MEMS microphones work on a principle of variable capacitance and voltage by the movement of an electrically charged diaphragm relative to a backplate electrode in response to sound pressure.
Generally, the position which the diaphragm and the logic device is located is called the front side of the wafer. The side which does not have the logic device is called the backside of the wafer. Recent MEMS microphones form the backplate electrode after the formation of the diaphragm, the logic device and the metal interconnections. However, in the conventional fabricating method, the step of forming the trenches from the backside of the wafer requires a longer fabricating time.
It is therefore one objective of the present invention to provide a fabricating method to reduce the fabricating time of the MEMS microphone and scale down the size of the backplate electrode.
According to a preferred embodiment of the present invention, the method of fabricating a MEMS microphone includes: providing a substrate having a first surface and a second surface. The substrate is divided into a logic region and a MEMS region. Then, a pad oxide layer and a silicon nitride layer are formed on the first surface of the substrate in sequence. After that, the pad oxide layer and the silicon nitride layer are patterned to expose part of the logic region. The first surface of the substrate is etched to form a third trench in the logic region by taking the pad oxide and the silicon nitride as a mask. Then, the pad oxide layer and the silicon nitride layer are patterned again to expose part of the MEMS region. A plurality of first trenches is subsequently formed by etching the first surface and taking the pad oxide layer and the silicon nitride layer as a mask. Then, an insulating material is formed in the third trench and the first trenches. Next, the pad oxide layer and the silicon nitride layer are removed. Then, at least one logic device is formed in the logic region. Subsequently, an inter-metal dielectric layer is formed and a plurality of metal interconnections and a diaphragm are formed in the inter-metal dielectric layer. The second surface of the substrate is then etched to form a second trench in the MEMS region. Finally, part of the inter-metal dielectric layer in the MEMS region and the insulating material in the first trench are removed.
The first trenches and the second trench serve as the vent pattern of a MEMS microphone. In the present invention, the first trenches are formed by etching the front side of the substrate, and the second trench is formed by etching the backside of the substrate. In this way, a time for forming the vent pattern can be reduced.
These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
A mask layer 17 is formed on the first surface 12 of the substrate 10. The mask layer 17 may be a multiple layer formed by a pad oxide layer 16 and a silicon nitride layer 18. The pad oxide layer 16 is positioned under the silicon nitride layer 18. The pad oxide layer 16 can be formed by an oxidation process or a chemical deposition process, and the silicon nitride layer 18 can be formed by a chemical deposition process. The pad oxide layer 16 is for absorbing and dispersing the stress caused by the formation of the silicon nitride layer 18. Then, a patterned photoresist (not shown) is formed to cover the first surface 12 of the substrate 10 within the MEMS region B, and expose part of the silicon nitride layer 18 within the logic region A. The silicon nitride layer 18 and the pad oxide layer 16 are etched to transfer the pattern on the patterned photoresist onto the pad oxide 16 and the silicon nitride layer 18. Next, the patterned photoresist is removed. Then, the first surface 12 of the substrate 10 within the logic region A is etched by taking the pad oxide layer 16 and the silicon nitride layer 18 as a mask, and at least one shallow trench 20 is formed. The shallow trench 20 is for isolating the device in the logic region A formed in the following process. According to a preferred embodiment, the depth d1 of the shallow trench 20 is smaller than 1 μm. The depth d1 is the distance between the bottom of the shallow trench 20 and the first surface 12 of the substrate 10.
As shown in
According to another preferred embodiment, the formation sequence of the first trenches 22 and the shallow trench 20 can be exchanged. For example, after the pad oxide 16 and the silicon nitride layer 18 are formed, the pad oxide 16 and the silicon nitride layer 18 within the MEMS region B are patterned to serve as a mask. Then, the first surface 12 of the substrate 10 within the MEMS region B is etched to form the first trenches 22. After that, the pad oxide 16 and the silicon nitride layer 18 within the logic region A is patterned to serve as a mask. Then, the substrate 10 within the logic region A is etched to form the shallow trench 20.
As shown in
As shown in
A plurality of inter-metal dielectric layers 30 is formed on the first surface 12. The inter-metal dielectric layer 30 can be silicon oxide or any low-k insulation material, and the inter-metal dielectric layer 30 can be a single structure or multiple structures. Furthermore, metal interconnections 32 such as contact plugs and metal wires are formed in the inter-metal dielectric layer 30 within the logic region A and MEMS region B. The formation of the inter-metal dielectric layer 30 and the metal interconnections 32 can be repeated until a completed metal interconnection in the inter-metal dielectric layer is formed. At the same time, a MEMS device such as a diaphragm 34 within the MEMS region B can also be formed together with the metal interconnections 32. The diaphragm 34 serves as the vibration film of the MEMS microphone. In addition, the logic device 16 connects electrically to the diaphragm 34 through the metal interconnections 32. Alternatively, the diaphragm 34 can be made of polysilicon by other semiconductor process performed in the front-end-of-line.
As shown in
As shown in
Please refer to
The feature of the present invention is that the vent pattern is not formed by only etching the backside of the substrate. On the contrary, the vent pattern is formed by etching the front side of the substrate to form a plurality of first trenches and by etching the backside of the substrate to form a second trench. Therefore, the undercut between the first trenches and the substrate is prevented. Furthermore, the second trench of the present invention is formed by taking the isolating material in the first trenches as the etching stop layer. Moreover, compared to the conventional method, the present invention forms the vent pattern from both the front side and the backside, and therefore the fabricating time of the vent pattern can be reduced.
Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention.
Number | Name | Date | Kind |
---|---|---|---|
6936524 | Zhu | Aug 2005 | B2 |
7049051 | Gabriel | May 2006 | B2 |
7280436 | Pedersen | Oct 2007 | B2 |
20020106906 | Ballantine et al. | Aug 2002 | A1 |
20050101100 | Kretchmer et al. | May 2005 | A1 |
20050287760 | Yan et al. | Dec 2005 | A1 |
20060237806 | Martin et al. | Oct 2006 | A1 |
20080081404 | Barna et al. | Apr 2008 | A1 |
20080087931 | Cho et al. | Apr 2008 | A1 |
20090179233 | Lee et al. | Jul 2009 | A1 |
20100330722 | Hsieh et al. | Dec 2010 | A1 |
Number | Date | Country |
---|---|---|
200711545 | Mar 2007 | TW |
Number | Date | Country | |
---|---|---|---|
20110189804 A1 | Aug 2011 | US |