Claims
- 1. A method of forming a reliable laminate flip-chip assembly having a die and a package, comprising the steps of:attaching the die to the package, a gap being formed between the die and the package, the gap having a volume; determining ideal weight (W) of the underfill based on the volume; and dispensing underfill at one side of the die, the weight of underfill dispensed being between 1.10W to 1.30W.
- 2. A method of forming a package assembly, comprising the steps of:attaching a semiconductor die to a package with a gap formed therebetween; and dispensing underfill in a single step at a side of the semiconductor die to fill the gap and form fillets; wherein the semiconductor die has two pairs of opposing sides with height H, the fillets covering at least 0.15H of each of the sides, and wherein fillet coverage imbalance for the opposing sides of the respective pairs is less than 30%; and wherein the step of dispensing includes dispensing between 1.10W to 1.30W of underfill, where W is an ideal weight of the underfill.
- 3. The method of claim 2, wherein the fillet coverage imbalance (I) is equal to a height (h2) of an uncovered portion of a first one of the opposing sides minus a height (h1) of an uncovered portion of a second one of the opposing sides, divided by the height (H) of the semiconductor die, such that I=h2-h1H.
- 4. The method of claim 2, wherein the ideal weight W is determined based on the volume of the gap between the semiconductor die and the package.
- 5. The method of claim 4, wherein the semiconductor die and the package are attached by a ball grid array.
- 6. The method of claim 4, wherein the semiconductor die and the package are attached by a pin grid array.
- 7. The method of claim 2, wherein the package is an organic package.
- 8. A The method of claim 2, wherein the underfill is dispensed by a needle at only one of the sides of the semiconductor die.
Parent Case Info
This application contains subject matter related to the subject matter disclosed in copending U.S. Provisional Patent Application Serial No. 60/317,968 filed on Sep. 10, 2001.
US Referenced Citations (4)
Number |
Name |
Date |
Kind |
4890152 |
Hirata et al. |
Dec 1989 |
A |
5889332 |
Lawson et al. |
Mar 1999 |
A |
6074895 |
Dery et al. |
Jun 2000 |
A |
6150724 |
Wenzel et al. |
Nov 2000 |
A |
Non-Patent Literature Citations (2)
Entry |
Derwent Abstracted Publication No. JP10209206A “Semiconductor device manufacturing method . . . height of flip chip.” Nippondenso Co. Ltd. Aug. 7, 1998. (Abstract Only).* |
Japanese Abstacted Application No. JP08175153. “Resin method for transferring bumps in flip chip mounting” Kokusai Electric Co. Ltd. Jan. 23, 1998. |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/317968 |
Sep 2001 |
US |