Claims
- 1. A method of making an integrated circuit having both low voltage and high voltage MOS transistors, comprising:
- forming a first oxide layer outwardly from a semiconductor substrate, the semiconductor substrate comprising a low voltage region and a high voltage region;
- forming a sacrificial layer outwardly from the first oxide layer;
- removing the part of the sacrificial layer disposed outwardly from the low voltage region to form an intermediate structure;
- selectively etching the intermediate structure to remove the part of the first oxide layer disposed outwardly from the low voltage region;
- forming a second oxide layer comprising a first area disposed outwardly from the low voltage region and a second area disposed outwardly from the high voltage region, wherein formation of the second oxide layer in the second area consumes the sacrificial layer.
- 2. The method of claim 1, further comprising:
- forming a protective layer outwardly from the sacrificial layer and the high voltage region of the semiconductor substrate, the protective layer formed after formation of the sacrificial layer and operable to prevent removal of the part of the sacrificial layer disposed outwardly from the high voltage region during removal of the part of the sacrificial layer disposed outwardly from the low voltage region.
- 3. The method of claim 1, wherein the first oxide layer is thermally grown.
- 4. The method of claim 1, wherein the first oxide layer is deposited.
- 5. The method of claim 1, wherein the sacrificial layer comprises amorphous silicon.
- 6. The method of claim 1, wherein the first oxide layer comprises a nitrided oxide.
- 7. The method of claim 2, wherein the protective layer comprises a patterned layer of photoresist.
- 8. The method of claim 1, wherein the second oxide layer is thermally grown.
- 9. The method of claim 1, wherein the first and second oxide layers are thermally grown, and wherein the sacrificial layer comprises amorphous silicon.
Parent Case Info
This application claims priority under 35 USC .sctn. 119 (e) (1) of provisional application no. 60/062,627, filed Oct. 22, 1997.
US Referenced Citations (3)
Number |
Name |
Date |
Kind |
4851370 |
Doklan et al. |
Jul 1989 |
|
5665620 |
Nguyen et al. |
Sep 1997 |
|
5716863 |
Arai |
Feb 1998 |
|
Foreign Referenced Citations (4)
Number |
Date |
Country |
0 697 716 A2 |
Feb 1996 |
EPX |
0 715 344 A2 |
Jun 1996 |
EPX |
0 751 559 A1 |
Jan 1997 |
EPX |
07 183409 |
Jul 1995 |
JPX |