The priority of Korean patent application number 10-2007-74610, filed on Jul. 25, 2007, the entire disclosure which is incorporated by reference, is claimed.
The invention relates to a method of forming isolation layers of a semiconductor device and, more particularly, to a method of forming isolation layers of a semiconductor device to which a shallow trench isolation (STI) process of gap-filling trenches with an oxide layer is applied.
In general, semiconductor devices formed on silicon wafers include isolation regions for electrically isolating respective semiconductor elements. In particular, as semiconductor devices have become more highly integrated and micro in scale, active research has investigated not only reduction of size of individual elements, but also reduction in size of the isolation region. This is because the formation of the isolation region is part of an initial step in the entire fabrication process, and dictates the size of an active region and process margin of subsequent process steps.
In this isolation region, isolation layers are generally formed by an STI method. In this STI method, a nitride film with an etch selectivity different from that of a semiconductor substrate is first formed on the semiconductor substrate. After a nitride film pattern is formed, the semiconductor substrate is etched to a specific depth by an etch process using the nitride pattern as a hard mask, thus forming trenches. The trenches are gap-filled with an insulating material (for example, a high density plasma (HDP) oxide layer, an O3-tetra ethyl ortho silicate (TEOS) oxide layer, etc.). Thereafter, a polishing process, such as chemical mechanical polishing (CMP), is performed on the insulating material formed on the semiconductor substrate, so that isolation layers are formed in the semiconductor substrate.
However, as process technology for fabricating semiconductor devices is applied on a micro scale, the width of the trench is narrowed and the aspect ratio of the trench is accordingly increased. Thus, the process of gap-filling the trench with the insulating material gradually becomes more difficult. For example, if the trench is gap-filled with the HDP oxide layer, overhang occurs in an opening of the trench due to a redeposition phenomenon, which may hinder the gap-filling of the trench. On the other hand, if the trench is gap-filled with an O3-TEOS oxide layer, a void or seam is generated within the trench due to slant sidewalls of the trench that are almost vertical. Consequently, defects are generated within the isolation layer. An etchant can be infiltrated into the defects of the isolation layer during a wet etch process that is subsequently performed, so that the isolation layer may be broken.
Meanwhile, there has been proposed a technique of firstly gap-filling the trench with a spin on glass (SOG) oxide layer (i.e., an insulating material having a good step coverage) and then fully gap-filling the trench with a HDP oxide layer, etc. in order to gap-fill the trench more easily. However, since a large amount of impurities are included in the SOG oxide layer, the film quality of the isolation layer may be degraded and a process of removing the impurities must be performed additionally.
The invention is directed to a method of forming isolation layers of a semiconductor device, in which a part of a trench is gap-filled with a first insulating layer having a thickness such that the shape of the trench can be maintained, a top of the first insulating layer is substituted with a salt, and the a salt is removed, so that a width between the tops of the first insulating layers is expanded and the trench can be easily gap-filled with an insulating material.
In one embodiment, the invention provides a method of forming isolation layers of a semiconductor device, the method comprising: forming a first insulating layer on a semiconductor substrate including on trenches formed in the semiconductor substrate whereby the insulating layer defines sidewalls on the trenches; substituting a top surface of the first insulating layer with a salt; removing the salt to expand a space between the sidewalls of the first insulating layer; and forming a second insulating layer on the first insulating layer in order to gap-fill the trenches.
The salt preferably comprises (NH4)2SiF6. The salt is preferably removed by an annealing process, especially one performed at a temperature of 100 degrees Celsius to 700 degrees Celsius. At least one of the first insulating layer and the second insulating layer is preferably formed of an oxide layer, Highly preferably O3-TEOS oxide layer. The top surface of the first insulating layer preferably reacts with an etchant and may be substituted with the salt. The etchant is preferably generated by reacting NF3 with NH3 in a plasma state. The etchant preferably comprises NH4F or NH4F.HF. The formation of the trenches preferably includes forming a tunnel insulating layer and a conductive layer over the semiconductor substrate, and etching the conductive layer, the tunnel insulating layer, and the semiconductor substrate so that the isolation region of the semiconductor substrate is exposed, forming the trenches. The first insulating layer is preferably formed to a thickness in which a shape of the trench can be maintained.
According to the invention, in the method of forming the isolation layers of the semiconductor device, a part of the trenches is gap-filled with the first insulating layer having a thickness in which the shape of the trench can be maintained. The top surface of the first insulating material is removed, and a space between the sidewalls of the first insulating layer is expanded. The trenches are fully gap-filled with the second insulating layer, so that the trenches can be easily gap-filled with an insulating material. Accordingly, a good isolation layer can be formed since defects, such as void and/or seams, are not generated without using a dry etch process.
Now, a specific embodiment according to the invention will be described with reference to the accompanying drawings.
Referring to
After the screen oxide layer is removed, a tunnel insulating layer 104 is formed on the semiconductor substrate 102. The tunnel insulating layer 104 functions as a tunnel insulating layer through which electrons pass from a channel junction formed on its lower side to a charge storage layer formed on its upper side. The tunnel insulating layer 104 is preferably formed of an oxide layer. A conductive layer 106 is formed on the tunnel insulating layer 104. The conductive layer 106 is used as a charge storage layer (for example, a floating gate) in which charges, received from the channel junction formed on the lower side of the tunnel insulating layer 104, are stored or from which charges stored therein can be removed. The conductive layer 106 is preferably formed of a polysilicon layer.
Referring to
Referring to
Referring to
NH4F or NH4F.HF+SiO2→(NH4)2SiF6 (solid)+H2O [Reaction Equation 1]
At this time, the top surface of the first insulating layer 108 protrudes due to the shape of the first insulating layer 108, and is therefore exposed more to the etchant than to the sidewalls of the first insulating layer 108. Accordingly, a thickness of the top surface of the first insulating layer 108, which is substituted with the salt 108a, is thicker than that of the sidewalls of the first insulating layer 108.
Referring to
(NH4)2SiF6 (solid)→SiF4 (gas)+NH3 (gas)+HF (gas) [Reaction Equation 2]
Accordingly, a part of the top surface of the first insulating layer 108 is removed, so that the slope angle formed by the sidewalls of the first insulating layer 108 becomes gentler. Thus, the space between the sidewalls of the first insulating layer 108 is further expanded.
Referring to
Meanwhile, when the trenches are gap-filled with the insulating layer, the steps of depositing the insulating layer on some of the trenches, performing dry etch on the insulating layer, and then depositing the insulating layer again can be performed repeatedly unlike the invention. In this case, however, there is a problem in that the tunnel insulating layer 104 is damaged by a fluorine-based gas (for example, NF3 gas), which is used to perform dry etch on the insulating layer. However, the invention can easily gap-fill the trenches without damaging the tunnel insulating layer 104 by expanding the space between the sidewalls of the first insulating layer 108 without using the fluorine-based gas.
Referring to
Although the foregoing description has been made with reference to the specific embodiment, changes and modifications of the invention may be made by those of ordinary skill in the art without departing from the spirit and scope of the invention.
Number | Date | Country | Kind |
---|---|---|---|
2007-74610 | Jul 2007 | KR | national |