Claims
- 1. A method of forming source/drain regions in a semiconductor device, comprising:forming a gate electrode above a semiconducting substrate; forming source/drain regions in said substrate adjacent said gate electrode by performing at least the following steps: performing a first ion implantation process using arsenic at a dopant concentration level ranging from approximately 1×1015 to 1×1016 ions/cm2 and at an energy level ranging from approximately 100 eV-3 keV to partially form source/drain extensions for the device; performing a second ion implantation process using arsenic at a dopant concentration level ranging from approximately 1×1014 to 9×1014 ions/cm2 and at an energy level ranging from approximately 3-7 keV to partially form source/drain extensions for the device; and performing a third ion implantation process to further form source/drain regions for the device using dopant atoms comprised of at least one of arsenic and phosphorous.
- 2. The method of claim 1, wherein performing a third ion implantation process to further form source/drain regions for the device, comprisesperforming a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 3. The method of claim 1, further comprising forming at least one sidewall spacer adjacent said gate electrode, said third ion implantation process being performed after said formation of said at least one sidewall spacer.
- 4. The method of claim 1, wherein said first and second ion implantation processes used to partially form said source/drain extensions are each self-aligned with respect to said gate electrode.
- 5. The method of claim 1, wherein performing a third ion implantation process to further form source/drain regions for the device comprises performing a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 6. The method of claim 1, further comprising performing at least one anneal process to activate dopant atoms introduced into said substrate during said first, second and third ion implantation processes.
- 7. A method of forming source/drain regions in a semiconductor device, comprising:forming a gate electrode above a semiconducting substrate; forming source/drain regions in said substrate adjacent said gate electrode by performing at least the following steps: performing a first ion implantation process using phosphorous at a dopant concentration level ranging from approximately 1×1015 to 1×1016 ions/cm2 and at an energy level ranging from approximately 41 eV-1.2 keV to partially form source/drain extensions for the device; performing a second ion implantation process using phosphorous at a dopant concentration level ranging from approximately 1×1014 to 9×1014 ions/cm2 and at an energy level ranging from approximately 1.2-2.9 keV to partially form source/drain extensions for the device; and performing a third ion implantation process to further form source/drain regions for the device using dopant atoms comprised of at least one of arsenic and phosphorous.
- 8. The method of claim 7, wherein performing a third ion implantation process to further form source/drain regions for the device, comprisesperforming a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 9. The method of claim 7, further comprising forming at least one sidewall spacer adjacent said gate electrode, said third ion implantation process being performed after said formation of said at least one sidewall spacer.
- 10. The method of claim 7, wherein said first and second ion implantation processes used to partially form said source/drain extensions are each self-aligned with respect to said gate electrode.
- 11. The method of claim 7, wherein performing a third ion implantation process to further form source/drain regions for the device comprises performing a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 12. The method of claim 7, further comprising performing at least one anneal process to activate dopant atoms introduced into said substrate during said first, second and third ion implantation processes.
- 13. A method of forming source/drain regions in a semiconductor device, comprising:forming a gate electrode above a semiconducting substrate; forming source/drain regions in said substrate adjacent said gate electrode by performing at least the following steps: performing a first ion implantation process using boron at a dopant concentration level ranging from approximately 1×1015 to 1×1016 ions/cm2 and at an energy level ranging from approximately 15-440 eV to partially form source/drain extensions for the device; performing a second ion implantation process using boron at a dopant concentration level ranging from approximately 1×1014 to 9×1014 ions/cm2 and at an energy level ranging from approximately 440 eV-1 keV to partially form source/drain extensions for the device; and performing a third ion implantation process to further form source/drain regions for the device using dopant atoms comprised of at least one of boron and boron difluoride.
- 14. The method of claim 13, wherein performing a third ion implantation process to further form source/drain regions for the device, comprisesperforming a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 15. The method of claim 13, further comprising forming at least one sidewall spacer adjacent said gate electrode, said third ion implantation process being performed after said formation of said at least one sidewall spacer.
- 16. The method of claim 13, wherein said first and second ion implantation processes used to partially form said source/drain extensions are each self-aligned with respect to said gate electrode.
- 17. The method of claim 13, wherein said first and second ion implantation processes used to partially form said source/drain extensions are each self-aligned with respect to a sidewall spacer formed adjacent the gate electrode.
- 18. The method of claim 13, wherein performing a third ion implantation process to further form source/drain regions for the device comprises performing a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 19. The method of claim 13, further comprising performing at least one anneal process to activate dopant atoms introduced into said substrate during said first, second and third ion implantation processes.
- 20. A method of forming source/drain regions in a semiconductor device, comprising:forming a gate electrode above a semiconducting substrate; forming source/drain regions in said substrate adjacent said gate electrode by performing at least the following steps: performing a first ion implantation process using boron difluoride at a dopant concentration level ranging from approximately 1×1015 to 1×1016 ions/cm2 and at an energy level ranging from approximately 65 eV-2 keV to partially form source/drain extensions for the device; performing a second ion implantation process using boron difluoride at a dopant concentration level ranging from approximately 1×1014 to 9×1014 ions/cm2 and at an energy level ranging from approximately 2-5 keV to partially form source/drain extensions for the device; and performing a third ion implantation process to further form source/drain regions for the device using dopant atoms comprised of at least one of boron and boron difluoride.
- 21. The method of claim 20, wherein performing a third ion implantation process to further form source/drain regions for the device, comprisesperforming a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 22. The method of claim 20, further comprising forming at least one sidewall spacer adjacent said gate electrode, said third ion implantation process being performed after said formation of said at least one sidewall spacer.
- 23. The method of claim 20, wherein said first and second ion implantation processes used to partially form said source/drain extensions are each self-aligned with respect to said gate electrode.
- 24. The method of claim 20, wherein said first and second ion implantation processes used to partially form said source/drain extensions are each self-aligned with respect to a sidewall spacer formed adjacent the gate electrode.
- 25. The method of claim 20, wherein performing a third ion implantation process to further form source/drain regions for the device comprises performing a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 26. The method of claim 20, further comprising performing at least one anneal process to activate dopant atoms introduced into said substrate during said first, second and third ion implantation processes.
- 27. A method of forming source/drain regions in a semiconductor device, comprising:forming a gate electrode above a semiconducting substrate; forming source/drain regions in said substrate adjacent said gate electrode by performing at least the following steps: performing two ion implantation processes to form source/drain extensions for the device by: performing a first ion implantation process using arsenic at a dopant concentration level ranging from approximately 1×1015 to 1×1016 ions/cm2 and at an energy level ranging from approximately 100 ev-3 keV, and performing a second ion implantation process at a dopant concentration level ranging from approximately 1×1014 to 9×1014 ions/cm2 and at an energy level ranging from approximately 3-7 keV; and performing a third ion implantation process to further form source/drain regions for the device by: performing a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 28. The method of claim 27, further comprising forming at least one sidewall spacer adjacent said gate electrode, said third ion implantation process being performed after said formation of said at least one sidewall spacer.
- 29. The method of claim 27, wherein said two ion implantation processes used to form said source/drain extensions are each self-aligned with respect to said gate electrode.
- 30. The method of claim 27, wherein said third ion implantation process is performed using arsenic at an energy level ranging from approximately 20-40 keV.
- 31. The method of claim 27, further comprising performing at least one anneal process to activate dopant atoms introduced into said substrate during said first, second and third ion implantation processes.
- 32. A method of forming source/drain regions in a semiconductor device, comprising:forming a gate electrode above a semiconducting substrate; forming source/drain regions in said substrate adjacent said gate electrode by performing at least the following steps: performing two ion implantation processes to form source/drain extensions for the device by: performing a first ion implantation process using phosphorous at a dopant concentration level ranging from approximately 1×1015 to 1×1016 ions/cm2 and at an energy level ranging from approximately 41 eV-1.2 keV, and performing a second ion implantation process using phosphorous at a dopant concentration level ranging from approximately 1×1014 to 9×1014 ions/cm2 and at an energy level ranging from approximately 1.2-2.9 keV; and performing a third ion implantation process to further form source/drain regions for the device by: performing a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 33. A method of forming source/drain regions in a semiconductor device, comprising:forming a gate electrode above a semiconducting substrate; forming source/drain regions in said substrate adjacent said gate electrode by performing at least the following steps: performing two ion implantation processes to form source/drain extensions for the device by: performing a first ion implantation process using boron at a dopant concentration level ranging from approximately 1×1015 to 1×1016 ions/cm2 and at an energy level ranging from approximately 15-440 eV, and performing a second ion implantation process using boron at a dopant concentration level ranging from approximately 1×1014 to 9×1014 ions/cm2 and at an energy level ranging from approximately 440 eV-1 keV; and performing a third ion implantation process to further form source/drain regions for the device by: performing a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
- 34. A method of forming source/drain regions in a semiconductor device, comprising:forming a gate electrode above a semiconducting substrate; forming source/drain regions in said substrate adjacent said gate electrode by performing at least the following steps: performing two ion implantation processes to form source/drain extensions for the device by: performing a first ion implantation process using boron difluoride at a dopant concentration level ranging from approximately 1×1015 to 1×1016 ions/cm2 and at an energy level ranging from approximately 65 eV-2 keV, and performing a second ion implantation process using boron difluoride at a dopant concentration level ranging from approximately 1×1014 to 9×1014 ions/cm2 and at an energy level ranging from approximately 2-5 keV; and performing a third ion implantation process to further form source/drain regions for the device by: performing a third ion implantation process at a dopant concentration level ranging from approximately 5×1014 to 5×1015 ions/cm2.
Parent Case Info
This is a continuation of application Ser. No. 09/624,847 filed Jul. 25, 2000 now abandoned.
US Referenced Citations (5)
Number |
Name |
Date |
Kind |
5308780 |
Chou et al. |
May 1994 |
A |
6025239 |
Yu |
Feb 2000 |
A |
6060364 |
Maszara et al. |
May 2000 |
A |
6204138 |
Krishnan et al. |
Mar 2001 |
B1 |
6211023 |
Yeh et al. |
Apr 2001 |
B1 |
Continuations (1)
|
Number |
Date |
Country |
Parent |
09/624847 |
Jul 2000 |
US |
Child |
10/059615 |
|
US |