Claims
- 1. A method for making a silicon carbide rail containing teeth for use as a support in an apparatus for holding a plurality of semiconductor wafers, which method comprises:(a) forming a first series of parallel slots into a solid plate of graphite having a front side and a back side, wherein each of said slots extends from said front side toward said back side, thereby forming a back side wall; (b) converting said graphite plate into silicon carbide to form a slotted silicon carbide plate having a back side wall; and (c) forming in said back side wall of said slotted silicon carbide plate a second series of parallel slots, wherein each slot in said second series of slots has a width less than the width of its corresponding slot in said first series of parallel slots and connects with its corresponding slot in said first series to form said teeth with a ledge running along their top surfaces.
- 2. The method as defined by claim 1 wherein said second series of slots are ground into the back side wall of said silicon carbide plate.
- 3. The method as defined by claim 1 wherein said slots in said first series extend from said front side of said graphite plate toward said back side of said graphite plate a distance such that said back side wall of said graphite plate is between about ¼ and about 6 millimeters thick.
- 4. The method as defined by claim 1 wherein none of the slots in said first series of parallel slots penetrate said back side wall of said graphite plate.
- 5. The method as defined by claim 1 wherein said slots in said first series extend from said front side of said graphite plate toward said back side of said graphite plate a distance such that said back side wall of said graphite plate is between about ½ and about 3 millimeters thick.
- 6. The method as defined by claim 1 wherein said ledge is between about 0.25 and about 2.5 millimeters in height.
- 7. The method as defined by claim 1 wherein the surface area of the top of said ledge is between about 20 and about 200 square meters.
- 8. The method as defined by claim 1 wherein the surface area of the top of said ledge is between about 30 and about 120 square meters.
CROSS REFERENCES TO RELATED APPLICATIONS
This application is a division of U.S. patent application Ser. No. 09/165,542 filed in the United States Patent and Trademark Office on Oct. 2, 1998 now U.S. Pat. No. 6,171,400 issued Aug. 9, 2001.
US Referenced Citations (35)
Foreign Referenced Citations (7)
Number |
Date |
Country |
0309272 |
Mar 1989 |
EP |
0884769 |
Dec 1998 |
EP |
6349758 |
Dec 1994 |
JP |
10203584 |
Aug 1998 |
JP |
WO 92 06342 |
Apr 1992 |
WO |
WO 96 35228 |
Nov 1996 |
WO |
WO9732339 |
Sep 1997 |
WO |
Non-Patent Literature Citations (1)
Entry |
Batch Or Single-Wafer Thermal Treatment For 300 MM Wafers, Japan Report, Semiconductor International, Jun. 1995, p. 58. |