"Efficient Extraction of Metal Parasitic Capacitances", by G.J. Gaston and I.G. Daniels, Proc. IEEE 1995 Int. Conference on Microelectronic Test Structures, vol. 8, Mar. 1995, pp. 157-160. |
"Measurement and Characterization of Multi-Layered Interconnect Capacitance for Deep Submicron VLSI Technology", by Dae-Hung Cho, et al., Proc. IEEE 1997 Int. Conference on Microelectronic Test Structures, vol. 10, Mar. 1997, pp. 91-94. |
"Investigation of Interconnect Capaitance Characterization Using Charge-Based Capacitance Measurement (CBCM) Technique and 3-D Simulation", by Dennis Sylvester, et al., Proc. IEEE 1997 Custom Integrated Circuits Conference, pp. 491-494. (Month Unavailable). |
"An On-Chip, Interconnect Capacitance Characterization Method with Sub-Femto-Farad Resolution", by James C. Chen, et al., Proc.. IEEE 1997 Int. Conference on Microelectronic Test Structures, vol. 10, Mar. 1997, pp. 77-80. |
"Use of Test Structures for Characterization and Modeling of Inter-and Intra-Layer Capacitances in a CMOS Process", by Pascal Nouet., IEEE Transactions on Semiconductor Manufacturing, vol. 10, No. 2, May 1997, pp. 1-9. |
"On-Chip Capacitance Measurement Circuits in VSLI Structures", by Hiroshi Iwai, IEEE Transactions on Electron Devices, vol. ED-29, No. 10, Oct. 1982, pp. 1622-1626. |
"VLSI Parasitic Capacitance Determination by Flux Tubes", by W. H. Dierking and J. D. Bastian, IEEE Mar. 1982, pp. 11-18. |
"Capacitance Calculations in MOSFET VLSI", by M. I. Elmasry, IEEE Electron Device Letters, vol. EDL-3, No. 1, Jan. 1982. |