Archibald, et al., “An Economical Solution to the Cache Coherence Problem,” Department of Computer Science, FR-35, University of Washington, Seattle, WA, Jan. 1984. |
Grahn et al., “Efficient Strategies for Software-Only Directory Protocols in Shared-Memory Multiprocessors,” Department of Computer Engineering, Lund University, 8345 Computer Architecture News, 23 (1995) May, No. 2, New York, US. |
Kumar et al., “Efficient and Scalable Cache Coherence Schemes for Shared Memory Hypercube Multiprocessors,” Department of Computer Science, Texas A&M University, College Station, TX, © 1994 IEEE. |
Farkas et al., “Scalable Cache Consistency for Hierarchically Structured Multiprocessors,” The Journal of Supercomputing, 8.345-369 (1995) © 1995 Kluwer Academic Publishers, Boston, Manufactured in the Netherlands. |
Lovett et al., “STiNG: A CC-NUMA Computer System for the Commercial Marketplace,” Sequent Computer Systems, Inc., Beaverton, OR, ISCA '96 May 1996 PA, USA © 1996 ACM 0-89791-786-3/96/0005, pp. 308-317. |
O'Krafka et al, “An Empirical Evaluation of Two Memory-Efficient Directory Methods,” Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, The 17th Annual International Symposium on Computer Architecture, Seattle, WA, May 28-31, 1990, IEEE Computer Society Press, Los Alamitos, CA, pp. 138-147. |
Jim Handy, The Cache Memory Book, Academic Press, Inc., 1993, Section 4.3.1 (pp. 159-161), 1993. |
Gupta et al., “Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes,” XP-002086278, International Conference on Parallel Processing, 1990, pp. 1-312 through 1-321. |
Mixrahi et al., “Introducing Memory into the Switch Elements of Multiprocessor Interconnection Networks,” XP-000035300, Computer Architecture Conference Proceedings, vol. 17, No. 3, Washinton, US, Jun. 1989, pp. 158-166. |
Scott et al., “Performance of Pruning-Cache Directories for Large-Scale Multiprocessors,” XP000383010, IEEE Transactions on Parallel and Distributed Systems, vol. 4, No. 5, New York, US, May 1993, pp. 520-534. |
“Associative Scheme for Cache Coherence in Multi-Processors,” XP-000584090, IBM Technical Disclosure Bulletin, vol. 39, No. 5, May 1996, pp. 153-156. |
Lenoski et al, “The Stanford Dash Multiprocessor,” XP-000288291, IEEE, No. 3, Los Alamitos, CA, US, Mar. 25, 1992, pp. 63-79. |
Li et al., “Memory Coherence in Shared Virtual Memory Systems,” XP-000087489, ACM Transactions on Computer Systems, vol. 7, No. 4, Nov. 1989, pp. 321-359. |