This relates generally to superconducting devices, including but not limited to, superconductor-based impedance multiplication devices.
Impedance is a measure of the opposition to current flow in an electrical circuit. Impedance multiplication allows a small current to produce a high impedance. A high impedance can be useful in many applications, such as in voltage dividers and reducing load on input signals.
Superconductors are materials capable of operating in a superconducting state with zero electrical resistance under particular conditions. Additionally, in some circumstances, superconductors have high electrical resistance while in a non-superconducting state. Moreover, the superconductors generate heat when operating in a non-superconducting state, and when transitioning from a superconducting state to a non-superconducting state in some circumstances.
There is a need for systems and/or devices with more efficient and effective methods for generating high impedance values. Such systems, devices, and methods optionally complement or replace conventional systems, devices, and methods for generating high impedance values.
In one aspect, some embodiments include an electric circuit having: (1) a first superconducting component having a first terminal, a second terminal, and a constriction region between the first terminal and the second terminal; (2) a second superconducting component having a third terminal and a fourth terminal; and (3) a first electrically-insulating component that thermally couples the first superconducting component and the second superconducting component such that heat produced at the constriction region is transferred through the first component to the second superconducting component.
In another aspect, some embodiments include a method of cascaded impedance multiplication. The method includes: (1) supplying a first current to a first superconducting component such that the first superconducting component is in a superconducting state; (2) supplying a second current to a second superconducting component having a constriction region; (3) in response to supplying the second current, transitioning the constriction region from a superconducting state to a non-superconducting state; (4) transferring resistive heat generated at the constriction region while in the non-superconducting state to the first superconducting component; and (5) in response to transferring the resistive heat, transitioning the first superconducting component to the non-superconducting state.
In another aspect, some embodiments include an electric circuit having a first superconducting component including: (a) a first terminal; (b) a second terminal; (c) a first portion between the first terminal and the second terminal, the first portion having a first superconducting current threshold; and (d) a second portion between the first terminal and the second terminal, the second portion having a second superconducting current threshold, less than the first superconducting current threshold; where the first portion is positioned in proximity to the second portion such that resistive heat from the second portion is transferred to the first portion.
In yet another aspect, some embodiments include a method of fabricating a superconducting device including: (1) providing a thin film of superconducting material; (2) patterning the thin film to produce a first superconducting component and a second superconducting component; and (3) providing an electrically-insulating component thermally coupling the first superconducting component and the second superconducting component, where the second superconducting component includes a constriction region adjacent to the electrically-insulating component.
In yet another aspect, some embodiments include a superconductor circuit configured to perform any of the methods described herein.
Thus, devices and circuits are provided with methods for fabricating and operating superconductor components, thereby increasing the effectiveness, efficiency, and user satisfaction with such circuits and devices.
For a better understanding of the various described embodiments, reference should be made to the Detailed Description below, in conjunction with the following drawings in which like reference numerals refer to corresponding parts throughout the figures.
Reference will now be made in detail to embodiments, examples of which are illustrated in the accompanying drawings. In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the various described embodiments. However, it will be apparent to one of ordinary skill in the art that the various described embodiments may be practiced without these specific details. In other instances, well-known methods, procedures, components, circuits, and networks have not been described in detail so as not to unnecessarily obscure aspects of the embodiments.
Many modifications and variations of this disclosure can be made without departing from its spirit and scope, as will be apparent to those skilled in the art. The specific embodiments described herein are offered by way of example only, and the disclosure is to be limited only by the terms of the appended claims, along with the full scope of equivalents to which such claims are entitled.
The present disclosure includes descriptions of circuits and devices for impedance amplification. In accordance with some embodiments, impedance amplification is achieved by positioning two superconductors in proximity to one another such that there is no, or negligible, electrical (and quantum) coupling between the two superconductors, but there is thermal coupling between the two superconductors. In accordance with some embodiments, impedance amplification is achieved by positioning a normal conductor (e.g. made from a metal or any other resistive material) non-superconductor in proximity to a superconductor such that there is no, or negligible, electrical (and quantum) coupling between the normal conductor and the superconductor, but there is thermal coupling between the two. Moreover, for embodiments having two superconductors, one of the superconductors is configured so that a small input current will cause a portion of the superconductor to transition to a non-superconducting state. The transition to the non-superconducting state is accompanied by heat generation due to the resistance of the superconductor increasing when it is in the non-superconducting state. In this example, the generated heat is transferred to the second superconductor and, together with an input current applied to the second superconductor, causes the second superconductor to transition to the non-superconducting state. Moreover, in this example, the second superconductor is configured such that the non-superconducting region of the second superconductor spreads and becomes significantly larger in size than the non-superconducting portion of the first superconductor. In this way, the impedance in the second superconductor is triggered by the small input current on the first superconductor yet is significantly larger than the impedance of the first superconductor. In other examples, the transition to the non-superconducting state of the second superconductor can be driven by heat generation that can result from a current flowing through a first non-superconducting material (e.g., a normal metal or any other resistive material).
In some embodiments, the small input current is provided by a photodetector component (e.g., as illustrated in
The shapes of the superconducting components, constriction regions, and coupling components shown in
In accordance with some embodiments, the components 152 and 156 in Table 1 are interchangeable based on the circuitry coupled via terminal 154 and 158. Adding a resistor to the circuit 150 (e.g., as component 163) allows for control of current flow in some embodiments. For example, if a current source is coupled such that the resistor and a superconductor are in parallel with one another (e.g., resistor 1204 and photodetector 1212 in
Table 2, below, shows advantages and disadvantages of relative currents of Table 1 in accordance with some embodiments. As shown in Table 2, reducing the current 160 supplied to the superconductor 102 increases sensitivity (e.g., the superconductor 102 operates closer to a superconducting current threshold while in the non-superconducting state) and lowers power consumption in accordance with some embodiments. As also shown in Table 2, reducing the current 162 supplied to the superconductor 112 increases switching speed, but also reduces a signal-to-noise ratio in accordance with some embodiments. As one of skill in the art would recognize after reading the present disclosure, in some applications it would be more beneficial to have a high current 162, while in other applications it would be more beneficial to have a lower current 162.
Supplying a current 162 in excess of the switching current (e.g., above Isw+) causes the superconductor 112 to latch in the non-superconducting state (stay in the non-superconducting state until the current 162 is removed or reduced) in accordance with some embodiments. Adding an inductor (e.g., as component 152 and/or component 156) prevents the latching effect (e.g., allows the superconductor 112 to transition back to the superconducting state) in accordance with some embodiments. A transition time of the superconductor 112 is based on the inductance of the inductor (e.g., the time constant T is equal to the ratio of inductance to resistance) in accordance with some embodiments. For example, the transition time is optionally in the range of 50 picoseconds (ps) to 200 ps.
Thus,
Thus,
The circuit 500 in
In the embodiments shown in
In some embodiments, component 708 is a superconductor. In some embodiments, component 708 is a non-superconducting component, e.g., a resistive component formed from a metal material, a semiconducting material or any other resistive material. In some embodiments, component 708 comprises a metal and/or doped semiconductor. In embodiments in which component 708 comprises a metal or doped semiconductor, some heat is generated through region 709 of component 708 as current flows between terminals 710 and 712. In some embodiments, component 708 comprises a metal and/or doped semiconductor and is configured such that exceeding a threshold current generates sufficient heat to transition component 702 from the superconducting state to the non-superconducting state. In some embodiments, the threshold current corresponds to a thermal coupling strength between region 709 of component 708 and region 703 of superconducting component 702.
Similar to that described above in reference to
In some embodiments, the source 1210 provides an electrical signal (e.g., an electrical current) that is used to bias the photodetector 1212 and/or the circuit 120. In some embodiments, the source 1218 provides an electrical signal (e.g., an electrical current) that is used to bias the readout circuit 1216 and/or the circuit 120.
An example operating sequence of the circuit 1200 is as follows. First, one or more photons are received by the photodetector 1212. The one or more photons cause the photodetector 1212 to have increased resistance (e.g., due to a transition of a superconducting component to a non-superconducting state). The increased resistance redirects current from the source 1210 to the circuit 120, e.g., via the optional resistor(s) 1204. The redirected current causes the circuit 120 to transition to a non-superconducting state (e.g., as shown in
The circuit receives (1402) a first current at a first superconducting component such that the first superconducting component is in a superconducting state. The circuit receives (1404) a second current at a second superconducting component having a constriction region. For example,
In response to receiving the second current, the constriction region transitions (1406) from the superconducting state to a non-superconducting state. Resistive heat generated at the constriction region is transferred (1408) to the first superconducting component. In some embodiments, the resistive heat is generated while the constriction region is in the non-superconducting state. In response to transferring the resistive heat, the first superconducting component transitions (1410) to the non-superconducting state. The circuit produces (1412) an output indicative of the first superconducting component being in the non-superconducting state. For example, an impedance of the circuit and/or a voltage drop across the circuit corresponds to the first superconducting component being in the non-superconducting state.
In some embodiments, the second current is less than the first current. For example, in accordance with some embodiments, the current 602 is less than the current 604 in
In some embodiments, the resistive heat is transferred via an electrically-insulating, thermally-conductive component positioned between the first superconducting component and the second superconducting component. For example, the heat is transferred via layer 1312 shown in
In some embodiments, while in non-superconducting states, the first superconducting component has a first impedance and the second superconducting component has a second impedance that is less than the first impedance.
In some embodiments, providing the electrically-insulating component includes patterning the layer to include the electrically-insulating component and oxidizing the electrically-insulating component to decrease electric conductivity of the electrically-insulating component.
In some embodiments, providing the electrically-insulating component includes: (1) providing a second layer of thermally-conductive material; and (2) oxidizing the second layer to decrease electric conductivity of the electrically-insulating component. In some embodiments, providing the electrically-insulating component includes providing a thermally-conductive, electrically-insulating material (e.g., layer 1312,
In accordance with some embodiments, inductor 1607 is positioned and sized to prevent latch-up of other superconducting components on component layer 1604. For example, inductor 1607 is coupled to component 112 (see
In some embodiments, component layer 1604 includes a superconducting wire between points B and B′ (e.g., component 112,
In some embodiments, component layer 1602 includes a superconducting wire between points B and B′ (e.g., component 102,
In some embodiments, component layers 1602 and 1604 each optionally include a plurality of sub-layers. In some embodiments, the sub-layers include one or more of: a seed sub-layer (e.g., aluminum nitride (AlN)), a superconducting sub-layer (e.g., NbN), a cap sub-layer (e.g., amorphous silicon), and/or a protective sub-layer (e.g., amorphous silicon). In some embodiments, the seed sub-layer has a thickness between 1 nm and 10 nm. In some embodiments, the superconducting sub-layer has a thickness between 3 nm and 20 nm. In some embodiments, the cap sub-layer has a thickness between 1 nm and 5 nm and is deposited in-situ. In some embodiments, the protective sub-layer has a thickness between 3 nm and 20 nm. In some embodiments, during manufacture, the superconducting sub-layer is etched leaving side-wall portions of the superconducting sub-layer exposed, and the protective sub-layer is then added (e.g., deposited) to protect the side-walls of the superconducting sub-layer from oxidation and/or processing damage from subsequent manufacturing steps. In some embodiments, coupling layer 1606 is deposited over the protective sub-layer.
In some embodiments, component layer 1602 is composed of a material that operates in a non-superconducting state at the desired operating temperature of the circuit 1600. For example, component layer 1602 includes a conducting sub-layer (e.g., composed of titanium (Ti) and/or tungsten (W)). In some embodiments, the conducting sub-layer has a thickness between 10 nm and 100 nm.
In some embodiments, as shown in
In light of these principles and embodiments, we now turn to certain additional embodiments.
In accordance with some embodiments, an electric circuit includes: (1) a first superconducting component having a first terminal, a second terminal, and a constriction region between the first terminal and the second terminal; (2) a second superconducting component having a third terminal and a fourth terminal; and (3) a first electrically-insulating component that thermally couples the first superconducting component and the second superconducting component such that heat produced at the constriction region is transferred through the first component to the second superconducting component. For example,
In some embodiments, the first electrically-insulating component is an electrically-insulating, thermally-conductive connector (e.g., coupling component 1308,
In some embodiments: (1) the second superconducting component includes a plurality of regions between the third terminal and the fourth terminal; and (2) the circuit includes a plurality of electrically-insulating components (e.g., components 304,
In some embodiments, heat transferred by the plurality of electrically-insulating components increase an impedance of the second superconducting device while the second superconducting device is in the non-superconducting state.
In some embodiments, the first electrically-insulating component is an electrically-insulating, thermally-conductive substrate (e.g., substrate 1310,
In some embodiments: (1) the second superconducting component has a first portion (e.g., portion 504,
In some embodiments, the first portion is in closer proximity to the first superconducting component than any other portion of the second superconducting component (e.g., in close proximity to the constriction region). For example,
In some embodiments, the second superconducting component includes, between the third terminal and the fourth terminal, a second portion and a third portion each positioned in proximity to the first portion such that heat produced at the first portion transfers to the second portion and the third portion.
In some embodiments, the circuit further includes: (1) a first current source (e.g., current source 1210,
In some embodiments, while in the non-superconducting state, the first superconducting component has a first impedance and the second superconducting component has a second impedance that is greater than the first impedance.
In some embodiments, first superconducting component and the second superconducting component are positioned so as to inhibit (e.g., prevent) cooper pair and/or electron tunneling between the first and second superconducting components (e.g., are 10 nm, 1000 nm, or more apart).
In some embodiments, the circuit further includes: (1) a photon detection component (e.g., photodetector 1212,
In accordance with some embodiments, an electric circuit includes a first superconducting component (e.g., component 910,
In some embodiments: (1) the circuit further includes a current source (e.g., current source 920,
It will also be understood that, although the terms first, second, etc. are, in some instances, used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first current could be termed a second current, and, similarly, a second current could be termed a first current, without departing from the scope of the various described embodiments. The first current and the second current are both currents, but they are not the same condition unless explicitly stated as such.
The terminology used in the description of the various described embodiments herein is for the purpose of describing particular embodiments only and is not intended to be limiting. As used in the description of the various described embodiments and the appended claims, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will also be understood that the term “and/or” as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items. It will be further understood that the terms “includes,” “including,” “comprises,” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
As used herein, the term “if” is, optionally, construed to mean “when” or “upon” or “in response to determining” or “in response to detecting” or “in accordance with a determination that,” depending on the context. Similarly, the phrase “if it is determined” or “if [a stated condition or event] is detected” is, optionally, construed to mean “upon determining” or “in response to determining” or “upon detecting [the stated condition or event]” or “in response to detecting [the stated condition or event]” or “in accordance with a determination that [a stated condition or event] is detected,” depending on the context.
As used herein, a “superconducting circuit” or “superconductor circuit” is a circuit having one or more superconducting materials. For example, a superconductor switch circuit is a switch circuit that includes one or more superconducting materials. As used herein, a “superconducting” material is a material that is capable of operating in a superconducting state (under particular conditions). For example, a superconducting material is a material that operates as a superconductor (e.g., operates with zero electrical resistance) when cooled below a particular temperature (e.g., a threshold temperature) and having less than a threshold current flowing through it. A superconducting material is also sometimes called herein a superconduction-capable material. In some embodiments, the superconducting materials operate in an “off” state where little or no current is present. In some embodiments, the superconducting materials can operate in a non-superconducting state during which the materials have a non-zero electrical resistance (e.g., a resistance in the range of one thousand to ten thousand ohms). For example, a superconducting material supplied with a current greater than a threshold superconducting current for the superconducting material transitions from a superconducting state having zero electrical resistance to a non-superconducting state having non-zero electrical resistance. As an example, superconducting layer 118 is a layer that is capable of operating in a superconducting state (e.g., under particular operating conditions).
As used herein, a “wire” is a section of material configured for transferring electrical current. In some embodiments, a wire includes a section of material conditionally capable of transferring electrical current. For example, a wire made of a superconducting material that is capable of transferring electrical current while the wire is maintained at a temperature below a threshold temperature. As another example, a wire made of semiconducting material is capable of transferring electrical current while the wire is maintained at a temperature above a freeze-out temperature. A cross-section of a wire (e.g., a cross-section that is perpendicular to a length of the wire) optionally has a regular (e.g., flat or round) shape or an irregular shape. While some of the figures show wires having rectangular shapes, any shape could be used. In some embodiments, a length of a wire is greater than a width or a thickness of the wire (e.g., the length of a wire is at least 5, 6, 7, 8, 9, or 10 times greater than the width and the thickness of the wire). In some cases, a wire is a section of a superconducting layer.
The foregoing description, for purpose of explanation, has been described with reference to specific embodiments. However, the illustrative discussions above are not intended to be exhaustive or to limit the scope of the claims to the precise forms disclosed. Many modifications and variations are possible in view of the above teachings. The embodiments were chosen in order to best explain the principles underlying the claims and their practical applications, to thereby enable others skilled in the art to best use the embodiments with various modifications as are suited to the particular uses contemplated.
This application is a continuation of U.S. application Ser. No. 16/664,716, filed Oct. 25, 2019, now U.S. Pat. No. 11,108,172, which is a continuation of U.S. application Ser. No. 16/136,124, filed Sep. 19, 2018, now U.S. Pat. No. 10,461,445, which claims priority to U.S. Provisional Application No. 62/632,323, filed Feb. 19, 2018, entitled “Superconducting Logic Components,” U.S. Provisional Application No. 62/630,657, filed Feb. 14, 2018, entitled “Superconducting Logic Gate,” and U.S. Provisional Application No. 62/585,436, filed Nov. 13, 2017, entitled “Methods and Devices for Impedance Multiplication,” each of which is hereby incorporated by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
3059196 | Lentz | Oct 1962 | A |
3119076 | Schlig et al. | Jan 1964 | A |
3283282 | Rosenberg | Nov 1966 | A |
4336561 | Murphy | Jun 1982 | A |
4365317 | Gheewala | Dec 1982 | A |
4509146 | Wang et al. | Apr 1985 | A |
4647954 | Graf et al. | Mar 1987 | A |
4904869 | Schneider | Feb 1990 | A |
4989051 | Whitehead et al. | Jan 1991 | A |
5006705 | Saito et al. | Apr 1991 | A |
5026682 | Clark et al. | Jun 1991 | A |
5030614 | Hollander et al. | Jul 1991 | A |
5030617 | Legge | Jul 1991 | A |
5041880 | Nojima et al. | Aug 1991 | A |
5051787 | Hasegawa | Sep 1991 | A |
5053383 | Short et al. | Oct 1991 | A |
5127928 | Farries et al. | Jul 1992 | A |
5173620 | Fujimaki et al. | Dec 1992 | A |
5219826 | Kapitulnik | Jun 1993 | A |
5247475 | Hasunuma et al. | Sep 1993 | A |
5321004 | Perez et al. | Jun 1994 | A |
5365476 | Mukhanov | Nov 1994 | A |
5376626 | Drehman et al. | Dec 1994 | A |
5455519 | Ohori | Oct 1995 | A |
5481119 | Higashino et al. | Jan 1996 | A |
5521862 | Frazier | May 1996 | A |
5574290 | You | Nov 1996 | A |
5719105 | Odagawa et al. | Feb 1998 | A |
5825240 | Geis et al. | Oct 1998 | A |
5831278 | Berkowitz | Nov 1998 | A |
5892644 | Evans | Apr 1999 | A |
5925892 | Mizuno et al. | Jul 1999 | A |
6029075 | Das et al. | Feb 2000 | A |
6078517 | Herr | Jun 2000 | A |
6242939 | Nagasawa | Jun 2001 | B1 |
6433974 | Heismann | Aug 2002 | B2 |
6774463 | Chaudhari et al. | Aug 2004 | B1 |
6900714 | Huang et al. | May 2005 | B1 |
7227438 | Song et al. | Jun 2007 | B2 |
7513765 | Liao | Apr 2009 | B2 |
7558030 | Lee et al. | Jul 2009 | B2 |
7589323 | Tanaka et al. | Sep 2009 | B2 |
7724083 | Herring et al. | May 2010 | B2 |
7847282 | Sandhu | Dec 2010 | B2 |
7852106 | Herr et al. | Dec 2010 | B2 |
8330145 | Wakana et al. | Dec 2012 | B2 |
8565844 | Smith | Oct 2013 | B2 |
8577430 | Smith | Nov 2013 | B1 |
8736085 | Sines | May 2014 | B2 |
9240539 | Nam et al. | Jan 2016 | B2 |
9293240 | Kroulik | Mar 2016 | B2 |
9443576 | Miller | Sep 2016 | B1 |
9500519 | Tang et al. | Nov 2016 | B2 |
9509315 | McCaughan et al. | Nov 2016 | B2 |
9853645 | Mukhanov et al. | Dec 2017 | B1 |
9876505 | Dai et al. | Jan 2018 | B1 |
9954158 | You et al. | Apr 2018 | B2 |
9998122 | Hamilton et al. | Jun 2018 | B2 |
10103736 | Powell et al. | Oct 2018 | B1 |
10133986 | Newton et al. | Nov 2018 | B1 |
10171086 | McCaughan et al. | Jan 2019 | B2 |
10177298 | Taylor et al. | Jan 2019 | B1 |
10186858 | Klaus et al. | Jan 2019 | B2 |
10197440 | Najafi | Feb 2019 | B2 |
10262776 | Choi et al. | Apr 2019 | B2 |
10361703 | Najafi | Jul 2019 | B2 |
10386229 | Najafi et al. | Aug 2019 | B2 |
10396733 | Najafi et al. | Aug 2019 | B2 |
10454014 | Najafi et al. | Oct 2019 | B2 |
10454016 | Fong et al. | Oct 2019 | B2 |
10461445 | Najafi | Oct 2019 | B2 |
10566516 | Najafi | Feb 2020 | B2 |
10573800 | Najafi | Feb 2020 | B1 |
10586910 | Najafi | Mar 2020 | B2 |
10620044 | Thompson et al. | Apr 2020 | B2 |
10651325 | Najafi et al. | May 2020 | B2 |
10879905 | Najafi et al. | Dec 2020 | B2 |
10897235 | Najafi et al. | Jan 2021 | B2 |
10911031 | Wise et al. | Feb 2021 | B2 |
10944403 | Najafi | Mar 2021 | B2 |
10984857 | Najafi | Apr 2021 | B2 |
11009387 | Chung et al. | May 2021 | B2 |
11108172 | Najafi | Aug 2021 | B2 |
11313719 | Najafi et al. | Apr 2022 | B2 |
11473974 | Thompson et al. | Oct 2022 | B2 |
11629995 | Najafi et al. | Apr 2023 | B2 |
20020110328 | Bischel et al. | Aug 2002 | A1 |
20020149453 | Snitchler et al. | Oct 2002 | A1 |
20030087503 | Sakaguchi et al. | May 2003 | A1 |
20050153843 | Kubota | Jul 2005 | A1 |
20050197254 | Stasiak et al. | Sep 2005 | A1 |
20060073979 | Thieme et al. | Apr 2006 | A1 |
20060183327 | Moon | Aug 2006 | A1 |
20060270224 | Song et al. | Nov 2006 | A1 |
20080026234 | Sambasivan et al. | Jan 2008 | A1 |
20080197285 | Frey et al. | Aug 2008 | A1 |
20080272302 | Frey et al. | Nov 2008 | A1 |
20090014433 | O'Neil et al. | Jan 2009 | A1 |
20100026447 | Keefe et al. | Feb 2010 | A1 |
20100171098 | Suzuki | Jul 2010 | A1 |
20110108803 | Deligianni et al. | May 2011 | A1 |
20110116742 | Chang et al. | May 2011 | A1 |
20110254053 | Goupil et al. | Oct 2011 | A1 |
20130012392 | Tanaka et al. | Jan 2013 | A1 |
20130090244 | Shinzato et al. | Apr 2013 | A1 |
20130124112 | Heath et al. | May 2013 | A1 |
20130143744 | Marsili et al. | Jun 2013 | A1 |
20130150247 | Reeves et al. | Jun 2013 | A1 |
20130341594 | Mohseni et al. | Dec 2013 | A1 |
20140103196 | Soga et al. | Apr 2014 | A1 |
20140113828 | Gilbert et al. | Apr 2014 | A1 |
20140299751 | Tang et al. | Oct 2014 | A1 |
20150018218 | Lakrimi et al. | Jan 2015 | A1 |
20150179916 | Pramanik et al. | Jun 2015 | A1 |
20150348681 | Huh | Dec 2015 | A1 |
20160028402 | McCaughan et al. | Jan 2016 | A1 |
20160028403 | McCaughan et al. | Jan 2016 | A1 |
20160356708 | Bennett et al. | Dec 2016 | A1 |
20170186933 | Sunter et al. | Jun 2017 | A1 |
20180033944 | Ladizinsky et al. | Feb 2018 | A1 |
20180145664 | Herr et al. | May 2018 | A1 |
20180335343 | Najafi et al. | Nov 2018 | A1 |
20180364097 | Najafi | Dec 2018 | A1 |
20180374979 | Nozawa | Dec 2018 | A1 |
20190027672 | Megrant | Jan 2019 | A1 |
20190035904 | Najafi | Jan 2019 | A1 |
20190035999 | Najafi | Jan 2019 | A1 |
20190044051 | Caudillo et al. | Feb 2019 | A1 |
20190109595 | Najafi | Apr 2019 | A1 |
20190148848 | Najafi et al. | May 2019 | A1 |
20190227230 | Novack et al. | Jul 2019 | A1 |
20190288132 | Wang et al. | Sep 2019 | A1 |
20190378874 | Rosenblatt et al. | Dec 2019 | A1 |
20200027502 | Berggren et al. | Jan 2020 | A1 |
20200066962 | Najafi | Feb 2020 | A1 |
20200080890 | Najafi et al. | Mar 2020 | A1 |
20200111944 | Moodera et al. | Apr 2020 | A1 |
20200176662 | Dayton et al. | Jun 2020 | A1 |
20200194656 | Najafi | Jun 2020 | A1 |
20200256722 | Najafi et al. | Aug 2020 | A1 |
20210119102 | Zhu et al. | Apr 2021 | A1 |
20210183767 | Najafi et al. | Jun 2021 | A1 |
20210239518 | Chung et al. | Aug 2021 | A1 |
20210384878 | Najafi et al. | Dec 2021 | A1 |
20230175887 | Najafi et al. | Jun 2023 | A1 |
20230213380 | Thompson et al. | Jul 2023 | A1 |
Number | Date | Country |
---|---|---|
106289515 | Jan 2017 | CN |
106549099 | Mar 2017 | CN |
2440576 | Jan 1976 | DE |
19714191 | Jul 1998 | DE |
0299879 | Jan 1989 | EP |
1965184 | Sep 2008 | EP |
2530500 | Mar 2016 | GB |
S63299282 | Dec 1988 | JP |
H0555647 | Mar 1993 | JP |
WO9014715 | Nov 1990 | WO |
WO9409566 | Apr 1994 | WO |
WO2012052628 | Apr 2012 | WO |
Entry |
---|
Akhlaghi et al., “Gated Mode145:149 Superconducting Nanowire Single Photon Detectors,” Optics Express, vol. 20, No. 2, Jan. 16, 2012, 9 pgs. |
Atikian, Haig A. et al., “Superconducting Nanowire Single Photon Detector on Diamond,” arXiv:1401.4490v1, physics.optics, Jan. 17, 2014, 5 pgs. |
Cheng, Risheng et al., “Photon-Number-Resolving Detector Based on Superconducting Serial Nanowires,” IEEE Transactions on Applied Superconductivity, vol. 23, No. 1, Feb. 2013, 9 pgs. |
Clem, John R. et al., “Geometry-dependent critical currents in superconducting nanocircuits,” arXiv:1109.4881v1 [cond-mat.supr-con] Sep. 22, 2011, 29 pgs. |
Dai, Daoxin et al., “Mode conversion in tapered submicron silicon ridge optical waveguides,” Optics Express, vol. 20, No. 12, Jun. 4, 2012, 15 pgs. |
Henrich, D. et al., “Geometry-inducted reduction of the critical current in superconducting nanowires,” arXiv:12040616v2 [cond-mat-supr-con] Aug. 22, 2012, 6 pgs. |
Hortensius, H.L. et al., “Critical-Current Reduction in Thin Superconducting Wires Due to Current Crowding,” arXiv:12034253v3, [cond-mat-supr-con], May 6, 2012, 5 pgs. |
Korzh, B.A. et al., “Demonstrating sub-3 ps temporal resolution in a superconducting nanowire single-photon detector,” Apr. 18, 2018, 26 pgs. |
Lee, S.-B. et al., “Fabrication of a self-aligned superconducting nanotransistor based NOR logic gate,” Microelectronic Engineering 57-58, 2001, 7 pgs., downloaded from https//www.sciencedirect.com/science/article/abs/pii/S0167931701004269). |
Marsili, F., “Single-photon detectors based on ultra-narrow superconducting nanowires,” Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, Dec. 19, 2010, 31 pgs. |
Mattioli, Francesco et al., “Photon-number-resolving superconducting nanowire detectors,” Superconductor Science and Technology, Aug. 24, 2015, 16 pgs. |
McGaughan, “Superconducting thin film nanoelectronics,” Sep. 2015, Massachusetts Institute of Technology, submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements for the degree of Doctor of Philosppy in Electrical Engineering, 22 pgs. |
Murphy et al., “Nanoscale superconducting memory based on the kinetic inductance of asymmetric nanowire loops,” Departmwent of Physics, University of Illinois at Urbana-Champaign, arXiv:1701.08715v2 [cond-mat.supr-con] Jun. 29, 2017, 19 pgs. |
Natarajan et al., “Superconducting nanowire single-photon detectors: physics and applications”, 2012, Superconduc. Sci. Technology vol. 25, 17 pgs. |
Quaranta et al., Superconductive Three-Terminal Amplifier/Discrirninator, IEEE Transactions on Applied Superconductivity, vol. 19, No. 3, Jun. 2, 2009, 4 pgs. |
Schmidt, E. et al., AIN-Buffered Superconducting NbN Nanowire Single-Photon Detector on GaAs, IEEE Transactions on Applied Superconductivity, vol. 27, No. 4, Jun. 2017, 5 pgs. |
Shiino, Tatsuya et al., “Improvement of Critical Temperature of Superconducting NbTiN and NbN Thin Films Using the AIN Buffer Layer,” Superconductor Science and Technology, Mar. 2010, 11 pgs. |
Zhao, Qing-Yuan et al., “A compact superconducting nanowire memory element operated by nanowire cryotrons,” Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, Nov. 22, 2017, 20 pgs. |
McCaughan, A.N., et al., “Using Geometry to Sense Current,” Nano Letters 16 (2016), 6 pgs. |
Saraswat et al., “Highly oriented, free-standing, superconducting NbN films growth on chemical vapor deposited graphene,” APL Materials 2, 056103 (2014); https://doi.org/10.1063/1.4875356 (Year: 2014), 7 pgs. |
Stanfield, CMOS-Compatible, Piezo-Optomechanically Tunable Photonics for Visible Wavelengths and Cryogenic Temperatures, vol. 27, Issue 20, pp. 28588-28605, 2019, 18 pgs. |
D. Sahin et al., “Waveguide photon-number-resolving detectors for quantum photonic integrated circuits”, Appl. Phys. Lett., vol. 103, No. 11, p. 111116, Sep. 2013, 16 pgs. |
Sergio Pagano et al., “Nano-Strip Three-Terminal Superconducting Device for Cryogenic Detector Readout”, IEEE Transactions on Applied Superconductivity, vol. 21, No. 3, Jun. 2011, 4 pgs. |
PsiQuantum Corp., International Search Report and Written Opinion, PCT/US2018/033042, Aug. 28, 2018, 13 pgs. |
PsiQuantum Corp., International Search Report and Written Opinion, PCT/US2018/033041, Jul. 27, 2018, 16 pgs. |
PsiQuantum Corp., International Search Report and Written Opinion, PCT/US2018/044091, Nov. 7, 2018, 12 pgs. |
PsiQuantum Corp., Invitation to Pay Additional Fees/Partial Search Report, PCT/US2018/037892, Aug. 20, 2018, 12 pgs. |
PsiQuantum Corp., Invitation to Pay Additional Fees/Partial Search Report, PCT/US2018/054414, Jan. 24, 2019, 21 pgs. |
PsiQuantum Corp., International Search Report and Written Opinion, PCT/US2018/054414, Mar. 20, 2019, 21 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/028,288, Dec. 12, 2018, 6 pgs. |
Najafi, Notice of Allowance dated Apr. 5, 2019, U.S. Appl. No. 16/028,288, 10 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/028,293, Sep. 21, 2018, 8 pgs. |
Najafi, Final Office Action, U.S. Appl. No. 16/028,293, Mar. 1, 2019, 5 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/012,520, Sep. 21, 2018, 9 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/136,124, Apr. 4, 2019, 9 pgs. |
Najafi, Quayle Office Action, U.S. Appl. No. 16/151,180, Jan. 31, 2019, 5 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/151,180, Mar. 14, 2019, 5 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/151,190, Feb. 6, 2019, 11 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/151,190, Mar. 28, 2019, 5 pgs. |
Najafi, Non-Office Action, U.S. Appl. No. 16/046,815, Feb. 4, 2019, 9 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/046,815, Oct. 7, 2019, 9 pgs. |
Najafi, Non-Office Action, U.S. Appl. No. 16/046,807, Mar. 18, 2019, 10 pgs. |
Najafi, Non-Office Action, U.S. Appl. No. 16/107,143, Mar. 19, 2019, 11 pgs. |
PsiQuantum Corp., International Search Report and Written Opinion, PCT/US2019/017687, Apr. 30, 2019, 13 pgs. |
PsiQuantum Corp., International Search Report and Written Opinion, PCT/US2019/017691, Apr. 23, 2019, 7 pgs. |
PsiQuantum Corp., International Preliminary Report on Patentability, PCT/US2019/017691, Aug. 18, 2020, 5 pgs. |
PsiQuantum Corp., International Search Report and Written Opinion, PCT/US2019/030019, Jul. 17, 2019, 12 pgs. |
PsiQuantum Corp., International Preliminary Report on Patentability, PCT/US2018/044091, Jan. 28, 2020, 6 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/664,716, Apr. 1, 2020, 15 pgs. |
PsiQuantum, International Search Report and Written Opinion, PCT/US2019/051853, Jan. 27, 2020, 13 pgs. |
PsiQuantum, International Preliminary Report on Patentability, PCT/US2018/033041, Nov. 26, 2019, 8 pgs. |
PsiQuantum, International Preliminary Report on Patentability, PCT/US2018/054414, Apr. 8, 2020, 15 pgs. |
PsiQuantum, International Search Report and Written Opinion, PCT/US2018/037892, Oct. 17, 2018, 19 pgs. |
PsiQuantum, International Preliminary Report on Patentability, PCT/US2018/037892, Dec. 17, 2019, 12 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/553,068, Apr. 1, 2020, 12 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/544,718, Aug. 17, 2020, 7 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/656,506, Aug. 13, 2020, 19 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/553,068, Sep. 18, 2020, 9 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/473,550, Sep. 24, 2020, 9 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/656,506, Nov. 3, 2020, 13 pgs. |
Najafi, Final Office Action, U.S. Appl. No. 16/664,716, Oct. 16, 2020, 14 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/473,547, Dec. 9, 2020, 9 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/543,256, Dec. 9, 2020, 13 pgs. |
Chung, Non-Final Office Action, U.S. Appl. No. 16/849,829, Aug. 21, 2020, 7 pgs. |
Chung, Notice of Allowance, U.S. Appl. No. 16/849,829, Dec. 8, 2020, 5 pgs. |
PsiQuantum Corp., International Search Report and Written Opinion, PCT/US2020/028519, Jan. 12, 2021, 9 pgs. |
PsiQuantum Corp., Notice of Allowance, U.S. Appl. No. 16/849,829, Mar. 1, 2021, 8 pgs. |
PsiQuantum Corp., Notice of Allowance, U.S. Appl. No. 16/544,718, Feb. 5, 2021, 6 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/664,716, Jan. 28, 2021, 8 pgs. |
PsiQuantum, Notice of Allowance, U.S. Appl. No. 16/840,166, Mar. 23, 2021, 8 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/664,716, Apr. 21, 2021, 8 pgs. |
PsiQuantum, Notice of Allowance, U.S. Appl. No. 16/575,274, Apr. 22, 2021, 11 pgs. |
PsiQuantum, International Preliminary Report on Patentability, PCT/US2018/033042, Nov. 19, 2019, 7 pgs. |
PsiQuantum, International Preliminary Report on Patentability, PCT/US2019/051853, Mar. 23, 2021, 10 pgs. |
PsiQuantum, International Preliminary Report on Patentability, PCT/US2019/017687, Aug. 18, 2020, 6 pgs. |
PsiQuantum, International Preliminary Report on Patentability, PCT/US2019/030019, Nov. 3, 2020, 7 pgs. |
PsiQuantum, Notice of Allowance, U.S. Appl. No. 16/840,166, May 24, 2021, 5 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 17/135,861, Sep. 23, 2021, 7 pgs. |
PsiQuantum, International Preliminary Report on Patentability, PCT/US2019/016885, Aug. 11, 2020, 7 pgs. |
PsiQuantum, International Search Report and Written Opinion, PCT/US2019/016885, Apr. 24, 2019, 9 pgs. |
Thompson, Non-Final Office Action, U.S. Appl. No. 16/450,911, Aug. 2, 2019, 7 pgs. |
Thompson, Notice of Allowance, U.S. Appl. No. 16/450,911, Dec. 11, 2019, 5 pgs. |
Thompson, Non-Final Office Action, U.S. Appl. No. 16/985,137, Sep. 30, 2021, 7 pgs. |
Thompson, Notice of Allowance, U.S. Appl. No. 16/985,137, May 26, 2022, 9 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/046,807, Oct. 29, 2019, 8 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/136,124, Jun. 27, 2019, 8 pgs. |
PsiQuantum Corp., International Search Report and Written Opinion, PCT/US2018/060802, Apr. 8, 2019, 18 pgs. |
PsiQuantum, International Preliminary Report on Patentability, PCT/US2018/060802, May 19, 2020, 13 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/773,921, Sep. 22, 2021, 9 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 17/195,522, Nov. 12, 2021, 9 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/773,921, Nov. 15, 2021, 9 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 17/033,337, Dec. 9, 2021, 9 pgs. |
Chung, Non-Final Office Action, U.S. Appl. No. 17/232,086, Dec. 16, 2021, 14 pgs. |
Chung, Notice of Allowance, U.S. Appl. No. 17/232,086, May 11, 2022, 6 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 17/135,861, Jan. 28, 2022, 7 pgs. |
Thompson, Non-Final Office Action, U.S. Appl. No. 16/985, 137, Jan. 18, 2022, 8 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/623,503, Feb. 22, 2022, 11 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/813,628, Mar. 7, 2022, 8 pgs. |
Najafi, Final Office Action, U.S. Appl. No. 16/813,628, Aug. 29, 2022, 9 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/813,628, Dec. 6, 2022, 8 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/813,628, Jun. 28, 2023, 8 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 18/103,413, Jul. 18, 2023, 9 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 18/103,413, Nov. 7, 2023, 7 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 17/150,889, Sep. 14, 2023, 9 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 17/160,283, Nov. 2, 2022, 9 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 17/160,283, Jul. 15, 2022, 15 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 17/160,283, Mar. 31, 2022, 18 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 17/234,701, Feb. 1, 2022, 14 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 17/234,701, Jun. 6, 2022, 9 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 16/840,182, Apr. 29, 2022, 13 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 16/840,182, Sep. 22, 2022, 10 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 17/967,773, Oct. 20, 2023, 10 pgs. |
Najafi, Non-Final Office Action, U.S. Appl. No. 17/098,235, Oct. 20, 2023, 16 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 18/103,413, Jan. 18, 2024, 8 pgs. |
Najafi, Final Office Action, U.S. Appl. No. 17/967,773, Jan. 18, 2024, 12 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 17/098,235, Jan. 24, 2024, 5 pgs. |
Najafi, Notice of Allowance, U.S. Appl. No. 17/150,889, Feb. 5, 2024, 8 pgs. |
Number | Date | Country | |
---|---|---|---|
20220231435 A1 | Jul 2022 | US |
Number | Date | Country | |
---|---|---|---|
62632323 | Feb 2018 | US | |
62630657 | Feb 2018 | US | |
62585436 | Nov 2017 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16664716 | Oct 2019 | US |
Child | 17461892 | US | |
Parent | 16136124 | Sep 2018 | US |
Child | 16664716 | US |