Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces

Information

  • Patent Grant
  • 7749899
  • Patent Number
    7,749,899
  • Date Filed
    Thursday, June 1, 2006
    18 years ago
  • Date Issued
    Tuesday, July 6, 2010
    14 years ago
Abstract
Methods and systems for forming electrical interconnects through microelectronic workpieces are disclosed herein. One aspect of the invention is directed to a method of manufacturing an electrical interconnect in a microelectronic workpiece having a plurality of dies. Each die can include at least one terminal electrically coupled to an integrated circuit. The method can include forming a blind hole in a first side of the workpiece, and forming a vent in a second side of the workpiece in fluid communication with the blind hole. The method can further include moving, e.g., by sucking and/or wetting, electrically conductive material into at least a portion of the blind hole by drawing at least a partial vacuum in the vent. In one embodiment, the blind hole can extend through one of the terminals on the workpiece. In this embodiment, the electrically conductive material forms an interconnect that extends through the workpiece and is electrically coupled to the terminal.
Description
CROSS-REFERENCE TO APPLICATION INCORPORATED BY REFERENCE

The subject matter of U.S. patent application Ser. No. 11/056,211 is related to the subject matter of the present application, and is incorporated into the present application in its entirety by reference.


TECHNICAL FIELD

The following disclosure relates generally to microelectronic workpieces and, more particularly, to methods and systems for forming interconnects through such workpieces.


BACKGROUND

Microelectronic devices, micromechanical devices, and other types of devices with microfeatures are typically formed by constructing several layers of components on a workpiece. Microelectronic devices, for example, are typically formed by fabricating a plurality of dies on a single workpiece. Each die can include a plurality of bond-pads coupled to an integrated circuit. The dies are separated from each other after fabrication and packaged to form individual microelectronic devices that can be attached to modules or installed in other electronic products.


The dies described above typically include conductive interconnects to electrically couple components located in different layers of the die. In some applications, it may be desirable to form interconnects that extend completely through the die or through a significant portion of the die. Such interconnects can be used to electrically couple bond-pads or other conductive elements on one side of the die to conductive elements on the other side of the die. Through-wafer interconnects, for example, are constructed by forming deep vias on the front side and/or backside of the wafer in alignment with bond-pads on the front side of the wafer. The vias are often “blind” vias in that they are closed at one end. The blind vias are then filled with a conductive material. After further processing, the wafer is thinned to reduce the final die thickness. Solder balls or other external electrical contacts can be attached to the through-wafer interconnects at the backside and/or the front side of the wafer to facilitate subsequent packaging. The solder balls and other external contacts can be attached either before or after singulating the dies from the wafer.


One shortcoming of prior art methods for forming through-wafer interconnects is that it is often difficult to fill deep, narrow blind vias with electrically conductive material. In most processes using solder, for example, an oxide reducing agent or flux is used on a layer of nickel within the blind via to remove oxides from the nickel and to prevent the nickel and other materials in the via (e.g., solder) from forming oxides. When the molten solder enters the blind via, the oxide reducing agent produces gases that can be trapped in the closed end of the blind via. These gases can produce undesirable voids or other discontinuities in the interconnect. In addition, the oxide reducing agent itself may be trapped in the fill material and cause additional voids or irregular regions within the interconnect.


Another shortcoming of prior art methods for forming through-wafer interconnects is that vapor deposition processes may produce non-uniform seed layers on the sidewalls of the vias. This can affect subsequent plating processes in high aspect ratio holes because the nonuniform seed layers cause the plating rate to be higher at the openings than deep within the vias. The electroplating processes, for example, may “pinch-off” the openings of high aspect ratio holes before the holes are filled completely. In view of these shortcomings with prior art methods, there is a need to more effectively form interconnects in blind vias and other deep holes in microfeature workpieces.





BRIEF DESCRIPTION OF THE DRAWINGS


FIGS. 1A-1H are a series of side cross-sectional views illustrating various stages in a method of forming an interconnect through a workpiece in accordance with an embodiment of the invention.



FIGS. 2A-2B are side cross-sectional views illustrating additional stages in a method of forming an interconnect through a workpiece in accordance with an embodiment of the invention.



FIGS. 3A-3B are side cross-sectional views illustrating further stages in a method of forming an interconnect through a workpiece in accordance with an embodiment of the invention.



FIG. 4 is a side cross-sectional view illustrating a stage in a method of drawing conductive fill material into a blind hole in accordance with another embodiment of the invention.



FIG. 5 is a side cross-sectional view of an assembly for manufacturing an electrical interconnect in accordance with an embodiment of the invention.



FIG. 6 is a side cross-sectional view of another assembly for manufacturing an electrical interconnect in accordance with an embodiment of the invention.



FIG. 7 is a side cross-sectional view of a further assembly for manufacturing an electrical interconnect in accordance with an embodiment of the invention.





DETAILED DESCRIPTION

A. Overview


The following disclosure describes several embodiments of microelectronic workpieces and methods and systems for forming interconnects in such workpieces. A method of manufacturing a microelectronic workpiece in accordance with one aspect of the invention includes forming a blind hole in the workpiece that extends from an exterior surface of the workpiece to an intermediate depth in the workpiece. The method further includes forming a vent in the workpiece in fluid communication with the blind hole, and moving electrically conductive material into at least a portion of the blind hole by drawing at least a partial vacuum in the vent. In one embodiment, the blind hole can be formed in a first exterior surface of the workpiece, and forming a vent in the workpiece can include laser-cutting or etching a hole that extends from a second exterior surface of the workpiece to the blind hole. In another embodiment, drawing at least a partial vacuum in the vent can include at least partially evacuating a chamber, tube, etc. removably positioned in fluid communication with an opening of the vent.


A method of manufacturing a microelectronic workpiece in accordance with another aspect of the invention includes electrically coupling a terminal on an exterior surface of the workpiece to an integrated circuit in the workpiece. The method further includes forming a blind hole in the workpiece that extends through the terminal, and forming a vent in the workpiece in fluid communication with the blind hole. The method additionally includes at least partially filling the blind hole with electrically conductive material by moving the electrically conductive material into the vent and then into the blind hole. In one embodiment, the blind hole is formed on a first exterior surface of the workpiece, and the method further includes removing material from a second exterior surface of the workpiece to thin the workpiece after moving the electrically conductive material into the blind hole.


An assembly for manufacturing an electrical interconnect in accordance with a further aspect of the invention includes a microelectronic workpiece, a flowable, electrically conductive material, and a vacuum fixture. The microelectronic workpiece has a passage extending from a first opening in a first side of the workpiece to a second opening in a second side of the workpiece. To fill the passage, the flowable, electrically conductive material is positioned in fluid communication with the first opening in the workpiece, and an interior volume of the vacuum fixture is positioned in fluid communication with the second opening in the workpiece. The interior volume is then evacuated to move the flowable, electrically conductive material at least partially into the passage through the first opening. In one embodiment, the vacuum fixture can include a base portion having a seal that extends around the second opening in the workpiece to seal the interior volume during evacuation.


An apparatus for forming an electrical interconnect in a microelectronic workpiece in accordance with yet another aspect of the invention includes an evacuating device operably coupled to a body. The body can include an interior wall portion at least partially defining an interior volume in fluid communication with the evacuating device. The body can further include a sealable base portion extending at least partially around the interior volume. In operation, the sealable base portion of the body is positioned around a first opening of a passage that extends through the microelectronic workpiece, and the interior volume is at least partially evacuated by the evacuating device to draw a flowable material into the passage through a second opening. In one embodiment, the body of the apparatus can further include vented support members that restrain the workpiece from flexing under the pressure differential caused by the vacuum.


Specific details of several embodiments of the invention are described below with reference to interconnects that extend through a terminal on one side of a microelectronic workpiece. The workpieces, for example, illustrate dies having integral circuitry, but the dies can include image sensors. The microelectronic devices can accordingly be memory devices (e.g., DRAM, flash, etc.), imagers (e.g., CMOS, CCD, etc.), processors, and other devices. The invention, however, is not limited to these particular embodiments and, accordingly, extends to other types of interconnects in other types of workpieces. Furthermore, while many details of several embodiments of the invention are described below, other details describing well-known structures and/or processes often associated with fabricating microelectronic devices are not set forth below to avoid obscuring the described embodiments. A person of ordinary skill in the art will understand, however, that the invention may have other embodiments that lack several of the features shown in FIGS. 1A-7 or include other elements in addition to those shown in FIGS. 1A-7.


B. Methods of Forming Interconnects in Microelectronic Workpieces



FIGS. 1A-1H illustrate various stages of a method for forming interconnects in a workpiece 10 in accordance with an embodiment of the invention. FIG. 1A illustrates the workpiece 10 at an initial stage before the interconnects have been formed. The workpiece 10 can include a substrate 12 having a first side 14 and a second side 16. The workpiece 10 can also include a plurality of microelectronic dies 20 on and/or in the substrate 12. Each microelectronic die 20 can include integrated circuitry 21 and a plurality of terminals 22 (e.g., bond-pads) operatively coupled to the integrated circuitry 21. The dies 20 can also include microlenses and an array of image sensors. The terminals 22 shown in FIG. 1A are external features at the first side 14 of the substrate 12. In other embodiments, however, the terminals 22 can be internal features that are embedded at an intermediate depth within the substrate 12.



FIG. 1B is an enlarged, side cross-sectional view of the area 1B shown in FIG. 1A. In previous processing steps, a first dielectric layer 30 was applied to the first side 14 of the substrate 12, and a second dielectric layer 32 was applied over the first dielectric layer 30. The second dielectric layer 32 was then patterned and etched to expose the terminal 22. The dielectric layers 30 and 32 can include polyimide materials and/or other suitable nonconductive materials known in the art. For example, the first dielectric layer 30 and/or one or more of the subsequent dielectric layers can be parylene, a low temperature chemical vapor deposition (low temperature CVD) material such as tetraethylorthosilicate (TEOS), silicon nitride (Si3N4), and silicon oxide (SiO2), and/or other suitable materials. The foregoing list of dielectric materials is not exhaustive. The dielectric layers 30 and 32 are not generally composed of the same material as each other, but these layers may be composed of the same material. In addition, one or both of the layers 30 and 32 may be omitted and/or additional layers may be included, such as in the case of a redistribution layer. After depositing the second dielectric layer 32, a mask 33 is applied over the second dielectric layer 32 and patterned as shown in FIG. 1B. The mask 33 can be a layer of resist that is patterned according to the arrangement of terminals 22 on the substrate 12. As such, the mask 33 has an opening over the terminal 22.


Referring to FIG. 1C, a hole or aperture 40 is formed through at least part of the substrate 12. The hole 40 extends through the terminal 22, the first dielectric layer 30, and a portion of the substrate 12 to define a blind hole or via 45. For purposes of this specification, a “blind hole” or “blind via” refers to a hole or aperture that extends only partially through the substrate 12 or is otherwise closed at one end. In one embodiment, the hole 40 can be formed by etching through the materials using one or more etches. After forming the hole 40, the mask 33 is removed from the workpiece 10.


The hole 40 can alternatively be formed using a laser in addition to or in lieu of etching. If a laser is used to form all or a portion of the hole 40, it is typically cleaned using chemical cleaning agents to remove slag or other contaminants. Although laser cutting the hole 40 may be advantageous because the substrate 12 does not need to be patterned (i.e., mask 33 would not need to be applied), etching the hole 40 may be easier because the slag does not need to be cleaned from the hole 40 and the depth of the hole 40 can be more precisely controlled with an etching process. A further advantage of using an etching process is that the first side 14 of the substrate 12 can be patterned and etched to simultaneously form a plurality of holes 40 aligned with corresponding terminals 22. Furthermore, the holes 40 can generally be more precisely aligned using an etching process as compared with a laser cutting process.


Referring next to FIG. 1D, a third dielectric layer 34 is deposited onto the workpiece 10 to line the sidewalls of the hole 40 within the substrate 12. The third dielectric layer 34 electrically insulates components in the substrate 12 from an interconnect that is subsequently formed in the hole 40, as described in greater detail below. In one embodiment, the third dielectric layer 34 can be a low temperature CVD oxide, but in other embodiments the third dielectric layer 34 can be other suitable dielectric materials. A suitable etching process is then used to remove the third dielectric layer 34 from at least a portion of the terminal 22. A barrier layer 36 is then deposited onto the workpiece 10 over the third dielectric layer 34 and in electrical contact with the terminal 22. In practice, the barrier layer 36 generally covers the second dielectric layer 32 and the terminal 22 in addition to the third dielectric layer 34. The barrier layer 36 can be deposited onto the workpiece 10 using a vapor deposition process, such as CVD or physical vapor deposition (PVD). The barrier layer 36 can be composed of Ta, W, or other suitable materials.


Referring next to FIG. 1E, a seed layer 50 is deposited onto the barrier layer 36. The seed layer 50 can be deposited using vapor deposition techniques, such as CVD, PVD, atomic layer deposition, and/or plating. The seed layer 50 can be composed of Cu or other suitable materials. The thickness of the seed layer 50 is generally 400 Angstroms to 2 microns. The seed layer 50, however, may not cover the barrier layer 36 uniformly. This may cause subsequent electroplating processes to not apply a uniform metal layer onto the workpiece. If the seed layer is deficient, it can be enhanced using an enhancement process that fills voids or noncontinuous regions of the seed layer 50 to form a more uniform seed layer. One suitable seed layer enhancement process is described in U.S. Pat. No. 6,197,181, which is incorporated by reference.


Referring next to FIG. 1F, a resist layer 60 is deposited onto the seed layer 50, and the resist layer 60 is patterned to have an opening 61 over the terminal 22 and corresponding blind hole 45. In several embodiments, a first conductive layer 52 can then be deposited onto the exposed portions of the seed layer 50 in the blind hole 45. The first conductive layer 52 can be Cu that is deposited onto the seed layer 50 in an electroless plating operation, electroplating operation, or another suitable method. The application of the first conductive layer 52 is an optional step that can be omitted in several embodiments.


Referring to FIG. 1G, a second conductive layer 54 is deposited onto the first conductive layer 52 in the blind hole 45. The second conductive layer 54 is a wetting agent that facilitates depositing subsequent materials into the blind hole 45. The second conductive layer 54 can be Ni that is deposited onto the first conductive layer 52 using an electroless or electrolytic plating process. In other embodiments, the blind hole 45 may be coated with other suitable materials using other methods.


Referring next to FIG. 1H, a vent hole 70 is formed in the substrate 12 from the second side 16 to a bottom portion of the blind hole 45. The vent hole 70 and the blind hole 45 together form a through-hole or passage 72 that extends through the substrate from a first opening 114 to a second opening 116. The vent hole 70 can be formed using a laser to cut through the substrate 12 from the second side 16 to the bottom of the blind hole 45. The laser can be aligned with the blind hole 45 and/or corresponding terminal 22 using scanning/alignment systems known in the art. A suitable laser is the Xise200 model, which is commercially available from Xsil Ltd. of Dublin, Ireland.


After forming the vent hole 70, it can be cleaned to remove ablated byproducts (i.e., slag) and/or other undesirable byproducts resulting from the laser. For example, the vent hole 70 can be cleaned using a suitable cleaning agent, such as 6% tetramethylammonium hydroxide (TMAH): propylene glycol. In other embodiments, the vent hole 70 may be left unclean. In alternative embodiments, the vent hole 70 can be a different size or shape, and may be formed using an etching process (e.g., a dry etch and/or a wet etch), a mechanical drilling process, a dicing or laser slot, or another suitable method known in the art.


In several embodiments, a temporary protective filling or coating 69 (shown in broken lines) can be deposited into the blind hole 45 before forming the vent hole 70. The protective filling 69 can be a photoresist, polymer, water, solidified liquid or gas, and/or other suitable materials known in the art. The protective filling 69 protects the sidewalls of the blind hole 45 from slag produced during the laser drilling process. The slag can adversely affect the plating of nickel onto the seed layer and/or the wetting of a conductive fill material into the blind hole 45. The protective filling 69 can be removed after forming the vent hole 70.



FIGS. 2A and 2B are side cross-sectional views illustrating two stages in a method of filling the blind hole 45 with a conductive fill material 80 in accordance with an embodiment of the invention. In this embodiment, the substrate 12 is inverted relative to its orientation in FIGS. 1A-1H discussed above. Referring first to FIG. 2A, a vacuum fixture 90 is sealably positioned against the second side 16 of the substrate 12. The fill material 80 is positioned in flowable form (e.g., molten form) at the first opening 114 of the blind hole 45. The fill material 80 can include flowable CU, Ni, Co, Ag, Au, solder, and/or other conductive materials known in the art. The fill material 80 can be positioned at the first opening 114 using various techniques known in the art, including, for example, wave techniques, fountain techniques, pooling techniques, etc.


Referring next to FIG. 2B, the fill material 80 is moved into the blind hole 45 by at least partially evacuating an interior volume 92 of the vacuum fixture 90. Evacuating the interior volume 92 in this manner can facilitate movement of the fill material 80 into the blind hole 45 by at least one of (a) creating a pressure differential that draws or sucks the fill material 80 into the blind hole 45 through the first opening 114, and/or (b) removing undesirable gasses that may be trapped in the blind hole 45 to facilitate wetting of the blind hole with the fill material 80. The second conductive layer 54 can serve as a wetting agent that facilitates the flow of the fill material 80 into the blind hole 45. Conversely, the lack of the second conductive layer 54 on the sidewalls of the vent hole 70 can advantageously inhibit the flow of fill material 80 into the vent hole 70 when drawn by the vacuum. In addition, as the fill material 80 flows into the vent 70, it cools and hardens, further slowing the flow. In one embodiment, the substrate 12 can be cooled proximate to the second surface 16 to accelerate hardening of the fill material 80 as or before it reaches the second surface 16.


Various types of solutions and other materials can be drawn into the blind hole 45 before the conductive fill material 80 to facilitate filling of the blind hole 45 with the fill material 80 and/or adherence of the fill material 80 to the sidewalls of the blind hole 45. These materials can include cleaning solutions, fluxes, and/or other known surface treatments. In one embodiment, for example, an oxide reducing agent (not shown) can be drawn, wetted, or otherwise moved into the blind hole 45 before the conductive fill material 80 to facilitate filling of the blind hole 45 with the fill material 80. The layer of oxide reducing agent can remove oxides from the second conductive layer 54 (e.g., a Ni layer) and can prevent the second conductive layer 54 and other materials in the blind hole 45 (e.g., solder) from forming oxides. In addition, applying a layer of oxide reducing agent to the blind hole 45 can enhance the ability of the fill material 80 to adhere to the sidewalls of the hole. In one embodiment, the oxide reducing agent material can be drawn into the blind hole 45 using the vacuum process described above for the conductive fill material 80. It may be advantageous, however, to elevate the temperature of the substrate 12 after introduction of the oxide reducing agent to bake out volatiles and/or moisture in the oxide reducing agent before introducing the conductive fill material into the blind hole 45.



FIGS. 3A and 3B are side cross-sectional views illustrating two stages in a method for further preparation of the workpiece 10. In FIG. 3A, the conductive fill material 80 has cooled and hardened in the passage 72 to form an electrical interconnect 82 having a first end 83 and a second end 84. Referring next to FIG. 3B, the resist layer 60 (FIG. 3A) is removed from the workpiece 10 and a suitable etching process is used to remove the remaining portions of the seed layer 50 and barrier layer 36 on the first side 14 of the substrate 12. The substrate 12 can then be thinned to a desired thickness “T” by removing material from the second side 16 of the substrate 12 using grinding, dry etching, chemical etching, chemical polishing, chemical mechanical planarization (CMP), and/or other suitable techniques known in the art. In the illustrated embodiment, thinning the substrate 12 in the foregoing manner exposes the second end 84 of the interconnect 82. In one embodiment, the initial thickness of the substrate 12 (as shown in FIGS. 1A-1H) can be about 750 μm, and the final thickness T can be about 100-500 μm. In other embodiments, the initial and final thicknesses of the substrate 12 can have other values depending on various factors including the type of workpiece, application, etc.



FIG. 4 is a side cross-sectional view illustrating a stage in another method for filling the blind hole 45 in accordance with an embodiment of the invention. In this embodiment, the substrate 12 is again oriented as shown in FIGS. 1A-1H. The conductive fill material 80 is positioned in flowable form proximate to the second opening 116 of the vent 70. The vacuum fixture 90 is sealably positioned against the first side 14 of the substrate 12, with the interior volume 92 in fluid communication with the first opening 114 of the blind hole 45. As the interior volume 92 is evacuated, the fill material 80 is drawn, wetted, or otherwise moved into the blind hole 45 via the vent 70. In selected embodiments, the temperature of the substrate 12 can be controlled (e.g., elevated) to prevent the fill material 80 from hardening before the blind hole 45 is completely filled.


One advantage of sucking the fill material 80 from the front side of the blind hole 45 as described above with reference to FIG. 4 is that it can produce a slightly domed face on the first end 83 of the interconnect 82. In selected embodiments, such a shape may be advantageous for subsequent attachment of the first end 83 to other components such as solder balls, etc. Conversely, positioning the vacuum fixture 90 on the backside of the substrate 12 as illustrated in FIGS. 3A and 3B may, in some embodiments, result in a dished or slightly more concave first end 83.


One advantage of using a vacuum to move fill materials into blind holes or passages (whether from the front side or the backside) is that it can result in more complete filling of the hole as compared to conventional methods that do not utilize vacuum. In addition, using vacuum to draw and/or wet flux, cleaning solution, and/or some other form of surface treatment into a blind hole or passage before conductive fill material can make the inner surfaces of the hole or passage more solderable and/or more easily filled with the conductive material. Another advantage of the interconnect forming methods described above is that the vent hole 70 allows trapped air, gases, and/or volatile solvents to escape from the larger blind hole 45 as the fill material 80 flows into the blind hole.


C. Systems for Forming Interconnects in Microelectronic Workpieces



FIG. 5 is a side cross-sectional view of an assembly 500 for forming a plurality of interconnects (not shown in detail) in a microelectronic workpiece 510 in accordance with an embodiment of the invention. In one aspect of this embodiment, the microelectronic workpiece 510 includes a plurality of passages 572 (identified individually as passages 572a-f) extending through the workpiece 510 from a first side 514 to a second side 516. Although not shown in detail, each of the passages 572 can be formed by a blind hole that extends from the first side 514 and intersects a corresponding vent hole that extends from the second side 516.


In the illustrated embodiment, the workpiece 510 is supported by a carrier 518, and a vacuum fixture 590 is positioned against the second side 516 of the workpiece 510. The vacuum fixture 590 includes a body 593 having an interior wall portion 591. The interior wall portion 591 at least partially defines an interior volume 592. The interior volume 592 is positioned in fluid communication with each of the passages 572 and is operably coupled to an evacuating device 580 (e.g., a vacuum pump, etc.).


The vacuum fixture 590 further includes a base portion 595 that extends around the interior volume 592. In the illustrated embodiment, the base portion carries a compressible seal 594 (e.g., a rubber, silicone, or other type of seal) that is compressed against the second side 516 of the workpiece 510 to seal the interior volume 592. In addition, the vacuum fixture 590 can also include one or more support members 596 (identified individually as support members 596a-f) having proximal ends 597 fixedly attached to the interior wall portion 591, and corresponding distal ends 599 configured to contact the second side 516 of the workpiece 510. The support members 596 provide support for the workpiece 510 when subjected to external pressure from the evacuation process described below. Each of the support members 596 can include one or more vents or through-holes 598 for equalizing pressure in adjacent compartments of the interior volume 592 as the passages 572 become plugged with fill material.


Flowable fill material 580 is positioned against, or at least proximate to, the first side 514 of the workpiece 510. In one embodiment, the conductive fill material 580 can be flowed against the first side 514 using known wave or fountain techniques. In another embodiment, the first side 514 of the workpiece 510 can be positioned on a pool of the fill material 580. In still further embodiments, other suitable methods can be used to position the flowable fill material 580 proximate to the first side 514.


To manufacture interconnects with the assembly 500, the evacuating device 580 at least partially evacuates the interior volume 592 of the vacuum fixture 590. The reduced pressure in the interior volume 592 causes the fill material 580 to flow into the passages 572 as described above with reference to FIGS. 2A-2B. A similar process can be used to draw an oxide reducing agent or other surface treatment into each of the passages 572 before they are filled with the fill material 580. The support members 596 keep the workpiece 510 from flexing or breaking under the external pressure of the evacuation process.



FIG. 6 is a side cross-sectional view of an assembly 600 for manufacturing interconnects in the microelectronic workpiece 510 in accordance with another embodiment of the invention. The manufacturing assembly 600 is at least generally similar in structure and function to the manufacturing assembly 500 described above with reference to FIG. 5. For example, the assembly 600 includes a vacuum fixture 690 that is releasably sealed against the second surface 516 of the workpiece 510. Further, the vacuum fixture 690 includes a plurality of support members 696 (identified individually as support member 696a-f) configured to support the workpiece 510 during evacuation of an interior volume 692.


In one aspect of this particular embodiment, however, the support members 696 are not vented, and instead form individual chambers 682 (identified individually as chambers 682a-e) in fluid communication with corresponding passages 572. Each individual chamber 682 is operably coupled to a dedicated vacuum line 684. As a result, as the passage 572 in one chamber 682 becomes plugged with the fill material 580, it will not change the vacuum pressure in the adjacent chamber 682. One advantage of this feature is that it provides more control of the vacuum across discrete regions of the interior volume 692 during the filling process to ensure that each passage is adequately filled with the conductive material 580. In contrast, one shortcoming of the vacuum fixture 590 of FIG. 5 may be that as the individual passages 572 begin to fill, the vacuum pressure in the interior volume 592 can change (e.g., it can increase) and result in different fill levels in the individual passages 572.



FIG. 7 is a side cross-sectional view of an assembly 700 for manufacturing interconnects in the microelectronic workpiece 510 in accordance with a further embodiment of the invention. The manufacturing assembly 500 is at least generally similar in structure and function to the manufacturing assemblies 500 and 600 described above with reference to FIGS. 5 and 6, respectively. For example, the assembly 700 includes a vacuum fixture 790 that is releasably sealed against the second surface 516 of the workpiece 510 while an interior volume 792 is at least partially evacuated to draw the fill material 580 through the passages 572 as described above. In this particular embodiment, however, the assembly 700 further includes a vented or porous backplate 702 that provides support to the workpiece 510 during the evacuation process. In one embodiment, the porous backplate 702 can be sandwiched between a base portion 795 of the vacuum fixture 790 and the second side 516 of the workpiece 510.


As the foregoing discussion with reference to FIGS. 5-7 makes clear, there are various types of vacuum fixtures that can be used to move, wet, suck and/or draw flowable material (e.g, an oxide reducing agent, solder, etc.) through passages in microelectronic workpieces in accordance with the methods and systems disclosed herein. For example, although the vacuum fixtures 590, 690 and 790 described above are sealed against the second side 561 of the workpiece 510, in other embodiments vacuum fixtures can be sealed against adjacent carriers or support features. Similarly, although many of the embodiments described above utilize a downstream vacuum to suck the fill material through a passage, other embodiments of the invention can utilize an upstream pressure source to push the fill material through a passage. Accordingly, various embodiments of the present invention are not limited to the particular vacuum arrangements described herein, but instead extend to other systems that provide a sufficient pressure differential to move fill material into a vented passage that extends through a workpiece.


From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the spirit and scope of the invention. For example, various aspects of any of the foregoing embodiments can be combined in different combinations. Additionally, even though the foregoing embodiments describe forming a through-hole by first forming a blind hole and then forming a vent to the blind hole, other through-holes formed completely through the workpiece in one process (e.g., by etching, mechanical-drilling, or laser-drilling) can be used. Accordingly, the invention is not limited, except as by the appended claims.

Claims
  • 1. A method of manufacturing a microelectronic workpiece having a plurality of microelectronic dies, wherein individual dies include an integrated circuit and a terminal electrically coupled to the integrated circuit, the method comprising: forming a though-hole through the workpiece, the through-hole extending from a first opening on a first surface of the workpiece to a second opening on a second surface of the workpiece;removably sealing a vacuum fixture against the second surface of the workpiece in fluid communication with the second opening; andat least partially evacuating an interior portion of the vacuum fixture to reduce the atmospheric pressure at the second opening relative to the atmospheric pressure at the first opening, thereby moving electrically conductive material into at least a portion of the through-hole through the first opening.
  • 2. The method of claim 1 wherein moving electrically conductive material into at least a portion of the through-hole includes sucking the electrically conductive material into only a portion of the through-hole proximate to the first surface, and wherein the method further comprises removing material from the second surface of the workpiece.
  • 3. The method of claim 1, further comprising moving a surface treatment into at least a portion of the through-hole before moving electrically conductive material into at least a portion of the through-hole.
  • 4. The method of claim 1, further comprising: moving an oxide reducing agent into at least a portion of the through-hole; andelevating the temperature of the workpiece to bake out at least one of undesirable gases and moisture associated with the oxide reducing agent, before moving electrically conductive material into at least a portion of the through-hole.
  • 5. The method of claim 1 wherein the method further comprises removing material from the second surface of the workpiece to thin the workpiece after moving electrically conductive material into at least a portion of the through-hole.
  • 6. The method of claim 1 wherein forming a through-hole through the workpiece includes: forming a blind hole in the workpiece that extends from the first surface of the workpiece to an intermediate depth in the workpiece; andforming a vent in the workpiece in fluid communication with the blind hole.
  • 7. The method of claim 1 wherein moving electrically conductive material into at least a portion of the through-hole includes sucking the electrically conductive material into at least a portion of the through-hole.
  • 8. The method of claim 1 wherein moving electrically conductive material into at least a portion of the through-hole includes removing gases trapped in the through-hole to facilitate wetting of at least a portion of the through-hole with the electrically conductive material.
  • 9. The method of claim 6 wherein moving electrically conductive material into at least a portion of the through-hole includes moving the electrically conductive material into the blind hole through the first opening, and wherein the method further comprises: heating the electrically conductive material to make the electrically conductive material flowable;positioning the heated, electrically conductive material at least proximate to the first opening in the first surface of the workpiece; andcooling the heated, electrically conductive material after moving the electrically conductive material into at least a portion of the blind hole to harden the electrically conductive material in the blind hole.
  • 10. The method of claim 6 wherein moving electrically conductive material into at least a portion of the through-hole includes moving the electrically conductive material into the blind hole through the first opening, and wherein the method further comprises: heating the electrically conductive material to make the electrically conductive material flowable;positioning the heated, electrically conductive material at least proximate to the first opening in the first surface of the workpiece;cooling the heated, electrically conductive material after moving the electrically conductive material into at least a portion of the blind hole to harden the electrically conductive material in the blind hole; andremoving material from the second surface of the workpiece to thin the workpiece after the electrically conductive material has hardened in the blind hole.
  • 11. The method of claim 6 wherein at least partially evacuating an interior portion of the vacuum fixture includes at least partially evacuating the vent.
  • 12. The method of claim 6 wherein forming a vent in the workpiece includes forming a hole that extends from the second surface of the workpiece to the blind hole.
  • 13. The method of claim 6 wherein forming a vent in the workpiece includes laser-cutting a hole that extends from the second exterior surface of the workpiece to the blind hole.
  • 14. The method of claim 6 wherein forming a blind hole in the workpiece includes etching a hole through at least a portion of one of the terminals.
  • 15. The method of claim 6 wherein moving electrically conductive material into at least a portion of the through-hole includes filling the blind hole with the electrically conductive material to form an interconnect.
  • 16. The method of claim 6 wherein moving electrically conductive material into at least a portion of the through-hole includes drawing molten solder into the blind hole.
  • 17. The method of claim 6 wherein moving electrically conductive material into at least a portion of the through-hole includes drawing at least one of Sn, Cu, Ni, Co, Ag and Au into the blind hole.
  • 18. The method of claim 6, further comprising plating the blind hole before moving electrically conductive material into at least a portion of the through-hole.
  • 19. The method of claim 6, further comprising: applying a dielectric liner to at least a portion of the blind hole;depositing a barrier layer onto the workpiece and into the blind hole over at least a portion of the dielectric liner;depositing a seed layer onto the workpiece and into the blind hole, wherein the seed layer overlays at least a portion of the barrier layer;applying a layer of resist over the workpiece and forming an opening over one of the terminals; andapplying a conductive layer into the blind hole and over at least a portion of the seed layer before forming the vent and moving electrically conductive material into at least a portion of the through-hole.
  • 20. The method of claim 19 wherein the method further comprises removing the layer of resist, seed layer, and barrier layer from the portion of the workpiece outside the blind hole after moving electrically conductive material into at least a portion of the through-hole and before removing material from the second surface of the workpiece to thin the workpiece.
  • 21. A method of manufacturing a microelectronic workpiece having a plurality of microelectronic dies, wherein individual dies include an integrated circuit and a terminal electrically coupled to the integrated circuit, the method comprising: forming a blind hole in the workpiece, the blind hole extending through one of the terminals on a first exterior surface of the workpiece to an intermediate depth in the workpiece;forming a vent in the workpiece in fluid communication with the blind hole;removably sealing a vacuum fixture against one of the first exterior surface and a second exterior surface of the workpiece;at least partially evacuating an interior portion of the vacuum fixture in fluid communication with the blind hole; andfilling the blind hole with electrically conductive material by sucking the electrically conductive material into the blind hole.
  • 22. The method of claim 21 wherein filling the blind hole with electrically conductive material includes sucking the electrically conductive material into the vent and then into the blind hole.
  • 23. The method of claim 21 wherein forming a blind hole in the workpiece includes forming a first opening in one of the terminals on the first exterior surface of the workpiece, and wherein forming a vent in the workpiece includes forming a second opening in the second exterior surface of the workpiece, wherein filling the blind hole with electrically conductive material includes sucking the electrically conductive material into the workpiece through the second opening.
  • 24. The method of claim 21 wherein forming a blind hole in the workpiece includes forming a first opening in one of the terminals on the first exterior surface of the workpiece, and wherein forming a vent in the workpiece includes forming a second opening in the second exterior surface of the workpiece, wherein filling the blind hole with electrically conductive material includes sucking the electrically conductive material into the workpiece through the second opening, and wherein the method further comprises: heating the electrically conductive material to make the electrically conductive material flowable;positioning the heated, electrically conductive material at least proximate to the second opening in the second exterior surface of the workpiece; andcooling the heated, electrically conductive material after sucking the electrically conductive material into at least a portion of the blind hole to harden the electrically conductive material in the blind hole.
  • 25. The method of claim 21 wherein forming a blind hole in the workpiece includes forming a first opening in one of the terminals on the first exterior surface of the workpiece, and wherein forming a vent in the workpiece includes forming a second opening in the second exterior surface of the workpiece, wherein filling the blind hole with electrically conductive material includes sucking the electrically conductive material into the workpiece through the second opening, and wherein the method further comprises: heating the electrically conductive material to make the electrically conductive material flowable;positioning the heated, electrically conductive material at least proximate to the second opening in the second exterior surface of the workpiece;cooling the heated, electrically conductive material after sucking the electrically conductive material into at least a portion of the blind hole to harden the electrically conductive material in the blind hole; andremoving material from the second exterior surface of the workpiece to thin the workpiece after the electrically conductive material has hardened in the blind hole.
  • 26. The method of claim 22 wherein sucking the electrically conductive material into the vent and then into the blind hole includes drawing at least a partial vacuum in the blind hole.
  • 27. The method of claim 22 further comprising removing material from the second exterior surface of the workpiece to thin the workpiece after sucking the electrically conductive material into the vent and then into the blind hole.
  • 28. A method of manufacturing a microelectronic workpiece having a plurality of microelectronic dies, wherein individual dies include an integrated circuit and a terminal electrically coupled to the integrated circuit, the method comprising: forming a though-hole through the workpiece, the through-hole extending from a first opening on a first surface of the workpiece to a second opening on a second surface of the workpiece;removably sealing a vacuum fixture against the second surface of the workpiece in fluid communication with the through-hole; andat least partially evacuating an interior portion of the vacuum fixture, thereby moving electrically conductive material into at least a portion of the through-hole by reducing the atmospheric pressure at the second opening relative to the atmospheric pressure at the first opening.
  • 29. The method of claim 28 wherein reducing the atmospheric pressure at the second opening relative to the atmospheric pressure at the first opening includes drawing a vacuum in an interior volume removably positioned in fluid communication with the second opening.
  • 30. The method of claim 28 wherein reducing the atmospheric pressure at the second opening relative to the atmospheric pressure at the first opening includes increasing the atmospheric pressure in an interior volume removably positioned in fluid communication with the first opening.
  • 31. The method of claim 28 wherein forming a through-hole through the workpiece includes: forming a blind hole that extends from the first opening to an intermediate depth in the workpiece; andforming a vent that extends from the second opening to the blind hole.
  • 32. The method of claim 28 wherein moving conductive material into at least a portion of the through-hole includes flowing molten solder through the first opening by drawing a vacuum at the second opening.
  • 33. A method of forming an interconnect in electrical contact with a terminal on a microelectronic workpiece, the method comprising: forming a through-hole through the workpiece in alignment with the terminal, the through-hole extending from a front side of the workpiece to a backside of the workpiece;moving electrically conductive material into a first portion of the through-hole from the front side of the workpiece by drawing at least a partial vacuum in a second portion of the through-hole from the backside of the workpiece; andremoving material from the backside of the workpiece to thin the workpiece and expose at least a portion of the electrically conductive material in the through-hole.
  • 34. The method of claim 33 wherein forming a through-hole through the workpiece includes: forming a first hole in the front side of the workpiece in alignment with the terminal, wherein the first hole does not extend completely through the workpiece; andforming a second hole in the backside of the workpiece, wherein the second hole is in fluid communication with the first hole.
  • 35. The method of claim 33 further comprising: heating the electrically conductive material to make the electrically conductive material flowable;positioning the heated, electrically conductive material at least proximate to the front side of the workpiece; andcooling the heated, electrically conductive material after moving the electrically conductive material into the first portion of the through-hole proximate to the front side of the workpiece.
  • 36. The method of claim 33, further comprising moving a surface treatment into the first portion of the through-hole before moving the electrically conductive material into the first portion of the through-hole.
  • 37. The method of claim 33, further comprising: moving an oxide reducing agent into the first portion of the through-hole; andelevating the temperature of the workpiece to bake out at least one of undesirable gases and moisture associated with the oxide reducing agent, before moving the electrically conductive material into the first portion of the through-hole.
  • 38. The method of claim 33 wherein moving electrically conductive material into a first portion of the through-hole includes drawing electrically conductive material into a first portion of the through-hole proximate to the front side of the workpiece.
  • 39. The method of claim 34 wherein forming a first hole in the front side of the workpiece includes etching a portion of the terminal, and wherein forming a second hole in the back side of the workpiece includes laser-cutting a hole through a portion of the workpiece.
  • 40. A method of manufacturing a microelectronic workpiece, the workpiece including a substrate having a front side, a backside, and a plurality of microelectronic dies, wherein individual dies include an integrated circuit and an array of bond-pads electrically coupled to the integrated circuit, the method comprising: forming a plurality of through-holes through the workpiece, wherein each through-hole is aligned with a corresponding bond-pad, the through-holes extending from a front side of the workpiece to a backside of the workpiece;positioning electrically conductive material in a flowable state at least proximate the front side of the substrate;positioning an apparatus defining an interior volume against the back side of the substrate;at least partially evacuating the interior volume to evacuate the through-holes from the back side of the substrate and move the electrically conductive material into the through-holes from the front side of the substrate, wherein the electrically conductive material forms interconnects in contact with the corresponding bond-pads; andthinning the workpiece from the back side of the substrate to expose at least a portion of the individual interconnects.
  • 41. The method of claim 40 wherein positioning an apparatus defining an interior volume against the back side of the substrate includes removably sealing a vacuum fixture against the back side of the substrate and at least partially evacuating an interior portion of the vacuum fixture in fluid communication with the through-holes.
  • 42. The method of claim 40, further comprising: heating the electrically conductive material to make the electrically conductive material flowable; andexposing the front side of the substrate to the heated, electrically conductive material.
  • 43. The method of claim 40 wherein forming a plurality of through-holes through the workpiece includes: forming a plurality of blind holes in the front side of the substrate in alignment with corresponding bond-pads; andforming a plurality of vent holes in the back side of the substrate, the individual vent holes extending through the substrate to corresponding blind holes.
  • 44. The method of claim 40 wherein forming a plurality of blind holes in the front side of the substrate includes etching portions of the corresponding bond-pads, and wherein forming a plurality of vent holes in the backside of the substrate includes laser-cutting the plurality of vent holes.
  • 45. The method of claim 40 wherein evacuating the through-holes from the back side of the substrate includes sucking the electrically conductive material into the through-holes from the front side of the substrate.
  • 46. A method of forming an electrical interconnect in a microelectronic workpiece having at least one bond-pad electrically coupled to an integrated circuit, the method comprising: forming a passage through the workpiece from a first opening on a first exterior surface of the workpiece to a second opening on a second exterior surface of the workpiece;positioning a flowable material at least proximate to the first opening;removably positioning a vacuum fixture against the second exterior surface of the workpiece; andat least partially evacuating an interior volume of the vacuum fixture in fluid communication with the second opening, thereby moving the flowable material into at least a portion of the passage.
  • 47. The method of claim 46 wherein moving the flowable material into at least a portion of the passage includes moving the flowable material into only a portion of the passage such that an adjacent portion of the passage remains unfilled by the flowable material.
  • 48. The method of claim 46 wherein positioning a flowable material at least proximate to the first opening includes positioning oxide reducing agent at least proximate to the first opening, and wherein moving the flowable material into at least a portion of the passage includes moving the oxide reducing agent into at least a portion of the passage.
  • 49. The method of claim 46 wherein positioning a flowable material at least proximate to the first opening includes positioning an oxide reducing agent at least proximate to the first opening, wherein moving the flowable material into at least a portion of the passage includes moving the oxide reducing agent into at least a portion of the passage, and wherein the method further comprises elevating the temperature of the workpiece to bake at least one of volatiles and moisture out of the oxide reducing agent after moving the oxide reducing agent into at least a portion of the passage.
  • 50. The method of claim 46 wherein positioning a flowable material at least proximate to the first opening includes positioning an oxide reducing agent at least proximate to the first opening, wherein moving the flowable material into at least a portion of the passage includes moving the oxide reducing agent into at least a portion of the passage, and wherein the method further comprises: elevating the temperature of the workpiece to bake at least one of volatiles and moisture out of the oxide reducing agent after moving the oxide reducing agent into at least a portion of the passage;positioning a flowable, conductive material at least proximate to the first opening; andmoving the flowable, conductive material into at least a portion of the passage after the oxide reducing agent by at least partially evacuating the interior volume removably positioned in fluid communication with the second opening.
  • 51. The method of claim 46 wherein positioning a flowable material at least proximate to the first opening includes directing molten, conductive material toward the first opening, and wherein moving the flowable material into at least a portion of the passage includes moving the conductive material into at least a portion of the passage.
  • 52. The method of claim 46 wherein forming the passage through the workpiece includes forming a hole through at least a portion of the bond-pad, wherein moving the flowable material into at least a portion of the passage includes moving conductive material into at least a portion of the passage, and wherein the conductive material is electrically coupled to the bond-pad.
  • 53. The method of claim 46 wherein forming a passage through the workpiece includes etching a first hole in the first exterior surface of the workpiece and laser-cutting a second hole in the second exterior surface of the workpiece.
  • 54. The method of claim 46, further comprising removing material from the second exterior surface of the workpiece to thin the workpiece and expose at least a portion of the flowable material in the passage.
  • 55. The method of claim 46 wherein moving the flowable material into at least a portion of the passage includes sucking the flowable material into at least a portion of the passage by at least partially evacuating the interior volume removably positioned in fluid communication with the second opening.
US Referenced Citations (436)
Number Name Date Kind
2821959 Franz Feb 1958 A
3006318 Monroe, Jr. et al. Oct 1961 A
3345134 Heymer et al. Oct 1967 A
3865298 Allen et al. Feb 1975 A
3902036 Zaleckas Aug 1975 A
4040168 Huang Aug 1977 A
4368106 Anthony Jan 1983 A
4534100 Lane Aug 1985 A
4581301 Michaelson Apr 1986 A
4608480 Bizot et al. Aug 1986 A
4614427 Koizumi et al. Sep 1986 A
4627971 Ayer Dec 1986 A
4660063 Anthony Apr 1987 A
4756765 Woodroffe Jul 1988 A
4768291 Palmer Sep 1988 A
4959705 Lemnios et al. Sep 1990 A
4964212 Deroux-Dauphin et al. Oct 1990 A
4984597 McConnell et al. Jan 1991 A
5024966 Dietrich et al. Jun 1991 A
5026964 Somers et al. Jun 1991 A
5027184 Soclof Jun 1991 A
5037782 Nakamura et al. Aug 1991 A
5123902 Muller et al. Jun 1992 A
5145099 Wood et al. Sep 1992 A
5158911 Quentin et al. Oct 1992 A
5219344 Yoder, Jr. Jun 1993 A
5233448 Wu et al. Aug 1993 A
5237148 Aoki et al. Aug 1993 A
5289631 Koopman et al. Mar 1994 A
5292686 Riley et al. Mar 1994 A
5294568 McNeilly et al. Mar 1994 A
5378312 Gifford et al. Jan 1995 A
5380681 Hsu et al. Jan 1995 A
5402435 Shiono et al. Mar 1995 A
5406630 Piosenka et al. Apr 1995 A
5424573 Kato et al. Jun 1995 A
5438212 Okaniwa et al. Aug 1995 A
5447871 Goldstein Sep 1995 A
5464960 Hall et al. Nov 1995 A
5496755 Bayraktaroglu Mar 1996 A
5515167 Ledger et al. May 1996 A
5518956 Liu et al. May 1996 A
5585308 Sardella Dec 1996 A
5585675 Knopf Dec 1996 A
5614743 Mochizuki et al. Mar 1997 A
5624437 Freeman et al. Apr 1997 A
5627106 Hsu et al. May 1997 A
5646067 Gaul Jul 1997 A
5654221 Cronin et al. Aug 1997 A
5673846 Gruber Oct 1997 A
5684642 Zumoto et al. Nov 1997 A
5690841 Elderstig Nov 1997 A
5718791 Spengler et al. Feb 1998 A
5723904 Shiga et al. Mar 1998 A
5726493 Yamashita et al. Mar 1998 A
5771158 Yamagishi et al. Jun 1998 A
5773359 Mitchell et al. Jun 1998 A
5776824 Farnworth et al. Jul 1998 A
5807439 Akatsu et al. Sep 1998 A
5811799 Wu Sep 1998 A
5821532 Beaman et al. Oct 1998 A
5825080 Imaoka et al. Oct 1998 A
5826628 Hamilton Oct 1998 A
5847454 Shaw et al. Dec 1998 A
5851845 Wood et al. Dec 1998 A
5857963 Pelchy et al. Jan 1999 A
5861654 Johnson Jan 1999 A
5870289 Tokuda et al. Feb 1999 A
5870823 Bezama et al. Feb 1999 A
5893828 Uram Apr 1999 A
5904499 Pace May 1999 A
5969422 Ting et al. Oct 1999 A
5998240 Hamilton et al. Dec 1999 A
5998292 Black et al. Dec 1999 A
6004867 Kim et al. Dec 1999 A
6008070 Farnworth Dec 1999 A
6008914 Sasagawa et al. Dec 1999 A
6080291 Woodruff et al. Jun 2000 A
6097087 Farnworth et al. Aug 2000 A
6103547 Corisis et al. Aug 2000 A
6107180 Munroe et al. Aug 2000 A
6107679 Noguchi et al. Aug 2000 A
6110825 Mastromatteo et al. Aug 2000 A
6114240 Akram et al. Sep 2000 A
6119335 Park et al. Sep 2000 A
6124634 Akram et al. Sep 2000 A
6130141 Degani et al. Oct 2000 A
6133622 Corisis et al. Oct 2000 A
6137182 Hause et al. Oct 2000 A
6140604 Somers et al. Oct 2000 A
6143588 Glenn Nov 2000 A
6148509 Schoenfeld et al. Nov 2000 A
6159764 Kinsman et al. Dec 2000 A
6180518 Layadi et al. Jan 2001 B1
6184465 Corisis Feb 2001 B1
6187615 Kim et al. Feb 2001 B1
6191487 Rodenbeck et al. Feb 2001 B1
6203539 Shimmick et al. Mar 2001 B1
6222136 Appelt et al. Apr 2001 B1
6222270 Lee Apr 2001 B1
6228687 Akram et al. May 2001 B1
6229202 Corisis May 2001 B1
6235552 Kwon et al. May 2001 B1
6246108 Corisis et al. Jun 2001 B1
6252300 Hsuan et al. Jun 2001 B1
6268114 Wen et al. Jul 2001 B1
6271580 Corisis Aug 2001 B1
6277757 Lin et al. Aug 2001 B1
6291894 Farnworth et al. Sep 2001 B1
6294837 Akram et al. Sep 2001 B1
6297155 Simpson et al. Oct 2001 B1
6324253 Yuyama et al. Nov 2001 B1
6326689 Thomas Dec 2001 B1
6326697 Farnworth Dec 2001 B1
6329632 Fournier et al. Dec 2001 B1
6341009 O'Connor et al. Jan 2002 B1
6344976 Schoenfeld et al. Feb 2002 B1
6359254 Brown Mar 2002 B1
6359328 Dubin Mar 2002 B1
6372548 Bessho et al. Apr 2002 B2
6391770 Kosaki et al. May 2002 B2
6406636 Vaganov Jun 2002 B1
6432821 Dubin et al. Aug 2002 B1
6433303 Liu et al. Aug 2002 B1
6437284 Okamoto et al. Aug 2002 B1
6437441 Yamamoto et al. Aug 2002 B1
6441487 Elenius et al. Aug 2002 B2
6452270 Huang et al. Sep 2002 B1
6457515 Vafai et al. Oct 2002 B1
6459039 Bezama et al. Oct 2002 B1
6468889 Iacoponi et al. Oct 2002 B1
6486083 Mizuno et al. Nov 2002 B1
6486549 Chiang et al. Nov 2002 B1
6521516 Monzon et al. Feb 2003 B2
6521530 Peters et al. Feb 2003 B2
6534192 Abys et al. Mar 2003 B1
6534863 Walker et al. Mar 2003 B2
6545563 Smith Apr 2003 B1
6555782 Isaji et al. Apr 2003 B2
6560047 Choi et al. May 2003 B2
6569711 Susko et al. May 2003 B1
6569777 Hsu et al. May 2003 B1
6572606 Kliewer et al. Jun 2003 B2
6576531 Peng et al. Jun 2003 B2
6580174 McCormick et al. Jun 2003 B2
6582987 Jun et al. Jun 2003 B2
6582992 Poo et al. Jun 2003 B2
6593644 Chiu et al. Jul 2003 B2
6599436 Matzke et al. Jul 2003 B1
6606251 Kenny, Jr. et al. Aug 2003 B1
6614033 Suguro et al. Sep 2003 B2
6620031 Renteln Sep 2003 B2
6620731 Farnworth et al. Sep 2003 B1
6621045 Liu et al. Sep 2003 B1
6638410 Chen et al. Oct 2003 B2
6653236 Wai et al. Nov 2003 B2
6658818 Kurth et al. Dec 2003 B2
6660622 Chen et al. Dec 2003 B2
6660630 Chang et al. Dec 2003 B1
6664485 Bhatt et al. Dec 2003 B2
6667551 Hanaoka et al. Dec 2003 B2
6680459 Kanaya et al. Jan 2004 B2
6699787 Mashino et al. Mar 2004 B2
6703310 Mashino et al. Mar 2004 B2
6708405 Hasler et al. Mar 2004 B2
6746971 Ngo et al. Jun 2004 B1
6750144 Taylor Jun 2004 B2
6756564 Tian Jun 2004 B2
6770958 Wang et al. Aug 2004 B2
6774486 Kinsman Aug 2004 B2
6777244 Pepper et al. Aug 2004 B2
6780749 Masumoto et al. Aug 2004 B2
6790775 Fartash Sep 2004 B2
6797616 Kinsman Sep 2004 B2
6809025 Sandhu et al. Oct 2004 B2
6809421 Hayasaka et al. Oct 2004 B1
6818464 Heschel Nov 2004 B2
6825127 Ouellet et al. Nov 2004 B2
6825557 DiBattista et al. Nov 2004 B2
6828175 Wood et al. Dec 2004 B2
6828223 Chuang Dec 2004 B2
6838377 Tonami et al. Jan 2005 B2
6852621 Hanaoka et al. Feb 2005 B2
6856023 Muta et al. Feb 2005 B2
6858891 Farnworth et al. Feb 2005 B2
6864172 Noma et al. Mar 2005 B2
6864457 Alexander et al. Mar 2005 B1
6867390 Clauer et al. Mar 2005 B2
6873054 Miyazawa et al. Mar 2005 B2
6885107 Kinsman Apr 2005 B2
6903012 Geefay et al. Jun 2005 B2
6903442 Wood et al. Jun 2005 B2
6903443 Farnworth et al. Jun 2005 B2
6910268 Miller Jun 2005 B2
6913952 Moxham et al. Jul 2005 B2
6916725 Yamaguchi Jul 2005 B2
6936536 Sinha Aug 2005 B2
6943056 Nemoto et al. Sep 2005 B2
6946325 Yean et al. Sep 2005 B2
6951627 Li et al. Oct 2005 B2
6953748 Yamaguchi et al. Oct 2005 B2
6962867 Jackson et al. Nov 2005 B2
6970775 Lederle et al. Nov 2005 B2
6982487 Kim et al. Jan 2006 B2
7022609 Yamamoto et al. Apr 2006 B2
7023090 Huang et al. Apr 2006 B2
7029937 Miyazawa et al. Apr 2006 B2
7033927 Cohen et al. Apr 2006 B2
7037836 Lee et al. May 2006 B2
7041598 Sharma May 2006 B2
7045015 Renn et al. May 2006 B2
7083425 Chong et al. Aug 2006 B2
7084073 Lee et al. Aug 2006 B2
7091124 Rigg et al. Aug 2006 B2
7092284 Braun et al. Aug 2006 B2
7094677 Yamamoto et al. Aug 2006 B2
7109068 Akram et al. Sep 2006 B2
7151009 Kim et al. Dec 2006 B2
7164565 Takeda Jan 2007 B2
7166247 Kramer Jan 2007 B2
7170183 Kim et al. Jan 2007 B1
7183176 Sankarapillai et al. Feb 2007 B2
7183653 Myers et al. Feb 2007 B2
7186650 Dakshina-Murthy Mar 2007 B1
7190061 Lee et al. Mar 2007 B2
7199050 Hiatt Apr 2007 B2
7217596 Cobbley et al. May 2007 B2
7217888 Sunohara et al. May 2007 B2
7232754 Kirby et al. Jun 2007 B2
7256073 Noma et al. Aug 2007 B2
7262134 Kirby et al. Aug 2007 B2
7262495 Chen et al. Aug 2007 B2
7265052 Sinha Sep 2007 B2
7271482 Kirby Sep 2007 B2
7279776 Morimoto Oct 2007 B2
7300857 Akram et al. Nov 2007 B2
7317256 Williams et al. Jan 2008 B2
20010020739 Honda Sep 2001 A1
20020005583 Harada et al. Jan 2002 A1
20020020898 Vu et al. Feb 2002 A1
20020027293 Hoshino Mar 2002 A1
20020057468 Segawa et al. May 2002 A1
20020059722 Murakami May 2002 A1
20020060208 Liu et al. May 2002 A1
20020094607 Gebauer et al. Jul 2002 A1
20020096729 Tu et al. Jul 2002 A1
20020130390 Ker et al. Sep 2002 A1
20020190371 Mashino et al. Dec 2002 A1
20030014895 Lizotte Jan 2003 A1
20030042564 Taniguchi et al. Mar 2003 A1
20030119308 Geefay et al. Jun 2003 A1
20030148597 Tan et al. Aug 2003 A1
20030216023 Wark et al. Nov 2003 A1
20040004280 Shibata Jan 2004 A1
20040018712 Plas et al. Jan 2004 A1
20040023447 Hirakata et al. Feb 2004 A1
20040041261 Kinsman Mar 2004 A1
20040043607 Farnworth et al. Mar 2004 A1
20040046251 Lee Mar 2004 A1
20040073607 Su et al. Apr 2004 A1
20040087441 Bock et al. May 2004 A1
20040094389 Boyce May 2004 A1
20040137661 Murayama Jul 2004 A1
20040137701 Takao Jul 2004 A1
20040141536 Liu et al. Jul 2004 A1
20040159668 Vasiadis Aug 2004 A1
20040159958 Funaki Aug 2004 A1
20040178491 Akram et al. Sep 2004 A1
20040180539 Yamamoto et al. Sep 2004 A1
20040188260 Bonkabeta et al. Sep 2004 A1
20040192033 Hara Sep 2004 A1
20040198033 Lee et al. Oct 2004 A1
20040198040 Geefay et al. Oct 2004 A1
20040219342 Boggs et al. Nov 2004 A1
20040219763 Kim et al. Nov 2004 A1
20040222082 Gopalraja et al. Nov 2004 A1
20040245649 Imaoka Dec 2004 A1
20040255258 Li Dec 2004 A1
20040262753 Kashiwazaki Dec 2004 A1
20050026443 Goo et al. Feb 2005 A1
20050037608 Andricacos et al. Feb 2005 A1
20050046002 Lee et al. Mar 2005 A1
20050064707 Sinha Mar 2005 A1
20050067620 Chan et al. Mar 2005 A1
20050069782 Elenius et al. Mar 2005 A1
20050101054 Mastromatteo et al. May 2005 A1
20050101116 Tseng May 2005 A1
20050104228 Rigg et al. May 2005 A1
20050106834 Andry et al. May 2005 A1
20050110095 Shih et al. May 2005 A1
20050110889 Tuttle et al. May 2005 A1
20050127478 Hiatt et al. Jun 2005 A1
20050136646 Larnerd et al. Jun 2005 A1
20050139390 Kim et al. Jun 2005 A1
20050150683 Farnworth et al. Jul 2005 A1
20050151228 Tanida et al. Jul 2005 A1
20050164500 Lindgren Jul 2005 A1
20050184219 Kirby Aug 2005 A1
20050191861 Verhaverbeke Sep 2005 A1
20050194169 Tonomura Sep 2005 A1
20050208766 Kirby et al. Sep 2005 A1
20050227382 Hui Oct 2005 A1
20050231626 Tuttle et al. Oct 2005 A1
20050236708 Farnworth et al. Oct 2005 A1
20050247894 Watkins et al. Nov 2005 A1
20050253213 Jiang et al. Nov 2005 A1
20050254133 Akram et al. Nov 2005 A1
20050258530 Vindasius et al. Nov 2005 A1
20050272221 Yen et al. Dec 2005 A1
20050275048 Farnworth et al. Dec 2005 A1
20050275049 Kirby et al. Dec 2005 A1
20050275051 Farnworth et al. Dec 2005 A1
20050275750 Akram et al. Dec 2005 A1
20050277293 Kim et al. Dec 2005 A1
20050282374 Hwang et al. Dec 2005 A1
20050285154 Akram et al. Dec 2005 A1
20060003566 Emesh Jan 2006 A1
20060011809 Farnworth et al. Jan 2006 A1
20060014313 Hall et al. Jan 2006 A1
20060023107 Bolken et al. Feb 2006 A1
20060024856 Derderian et al. Feb 2006 A1
20060035402 Street et al. Feb 2006 A1
20060035415 Wood et al. Feb 2006 A1
20060038183 Oliver Feb 2006 A1
20060038272 Edwards Feb 2006 A1
20060040421 Farnworth et al. Feb 2006 A1
20060040428 Johnson Feb 2006 A1
20060042952 Oliver et al. Mar 2006 A1
20060043262 Akram Mar 2006 A1
20060043509 Watkins et al. Mar 2006 A1
20060043512 Oliver et al. Mar 2006 A1
20060043569 Benson et al. Mar 2006 A1
20060044433 Akram Mar 2006 A1
20060046332 Derderian et al. Mar 2006 A1
20060046438 Kirby Mar 2006 A1
20060046468 Akram et al. Mar 2006 A1
20060046471 Kirby et al. Mar 2006 A1
20060057776 Tao Mar 2006 A1
20060057836 Nagarajan et al. Mar 2006 A1
20060071347 Dotta Apr 2006 A1
20060148250 Kirby Jul 2006 A1
20060151880 Tang et al. Jul 2006 A1
20060154153 Chiang et al. Jul 2006 A1
20060160367 Wai et al. Jul 2006 A1
20060177959 Boettiger et al. Aug 2006 A1
20060177999 Hembree et al. Aug 2006 A1
20060180941 Kirby et al. Aug 2006 A1
20060186097 Watkins et al. Aug 2006 A1
20060186492 Boettiger et al. Aug 2006 A1
20060191882 Watkins et al. Aug 2006 A1
20060199363 Kirby et al. Sep 2006 A1
20060204651 Wai et al. Sep 2006 A1
20060208360 Yiu et al. Sep 2006 A1
20060216862 Rigg et al. Sep 2006 A1
20060223301 Vanhaelemeersch et al. Oct 2006 A1
20060249849 Cohen Nov 2006 A1
20060252254 Basol Nov 2006 A1
20060252262 Kazemi Nov 2006 A1
20060255443 Hwang et al. Nov 2006 A1
20060264041 Rigg et al. Nov 2006 A1
20060270108 Farnworth et al. Nov 2006 A1
20060278979 Rangel Dec 2006 A1
20060278980 Trezza et al. Dec 2006 A1
20060278988 Trezza et al. Dec 2006 A1
20060278989 Trezza Dec 2006 A1
20060281224 Edelstein et al. Dec 2006 A1
20060281243 Trezza Dec 2006 A1
20060289967 Heck et al. Dec 2006 A1
20060289968 Sulfridge Dec 2006 A1
20060290001 Sulfridge Dec 2006 A1
20060292877 Lake Dec 2006 A1
20070004079 Geefay et al. Jan 2007 A1
20070012655 Kwon et al. Jan 2007 A1
20070020805 Kim et al. Jan 2007 A1
20070020935 Taylor et al. Jan 2007 A1
20070023121 Jones et al. Feb 2007 A1
20070032061 Farnworth et al. Feb 2007 A1
20070035033 Ozguz et al. Feb 2007 A1
20070037379 Enquist et al. Feb 2007 A1
20070042598 Park Feb 2007 A1
20070045120 Tiwari et al. Mar 2007 A1
20070045388 Farnworth et al. Mar 2007 A1
20070045515 Farnworth et al. Mar 2007 A1
20070045632 Oliver et al. Mar 2007 A1
20070045779 Hiatt Mar 2007 A1
20070045806 Hsuan Mar 2007 A1
20070045812 Heng Mar 2007 A1
20070045826 Lee et al. Mar 2007 A1
20070045834 Chong et al. Mar 2007 A1
20070048896 Andry et al. Mar 2007 A1
20070048994 Tuttle Mar 2007 A1
20070049016 Hiatt et al. Mar 2007 A1
20070049019 Wai et al. Mar 2007 A1
20070057028 Lake et al. Mar 2007 A1
20070077753 Iwatake et al. Apr 2007 A1
20070082427 Shirahama et al. Apr 2007 A1
20070096263 Furukawa et al. May 2007 A1
20070099395 Sridhar et al. May 2007 A1
20070111386 Kim et al. May 2007 A1
20070138562 Trezza Jun 2007 A1
20070145563 Punzalan et al. Jun 2007 A1
20070152342 Tsao et al. Jul 2007 A1
20070155997 Li et al. Jul 2007 A1
20070158839 Trezza Jul 2007 A1
20070158853 Sinha Jul 2007 A1
20070161235 Trezza Jul 2007 A1
20070166991 Sinha Jul 2007 A1
20070166997 Knorr Jul 2007 A1
20070167004 Trezza Jul 2007 A1
20070170574 Lauxtermann et al. Jul 2007 A1
20070178694 Hiatt Aug 2007 A1
20070182020 Trezza et al. Aug 2007 A1
20070190803 Singh et al. Aug 2007 A1
20070197013 Trezza Aug 2007 A1
20070202617 Hembree Aug 2007 A1
20070222050 Lee et al. Sep 2007 A1
20070222054 Hembree Sep 2007 A1
20070228576 Trezza Oct 2007 A1
20070228926 Teo et al. Oct 2007 A1
20070262424 Hiatt Nov 2007 A1
20070267138 White et al. Nov 2007 A1
20070281473 Clark et al. Dec 2007 A1
20070293040 Emesh et al. Dec 2007 A1
20080006850 Ribnicek et al. Jan 2008 A1
20080050904 Lake Feb 2008 A1
20080050911 Borthakur Feb 2008 A1
20080054444 Tuttle Mar 2008 A1
20080057620 Pratt Mar 2008 A1
20080079120 Foster et al. Apr 2008 A1
20080079121 Han Apr 2008 A1
20080081386 Raravikar et al. Apr 2008 A1
20080081398 Lee et al. Apr 2008 A1
20080265933 Tanioka et al. Oct 2008 A1
20090007934 Hutto Jan 2009 A1
20090014859 Jeung et al. Jan 2009 A1
20090057912 Kheng Mar 2009 A1
Foreign Referenced Citations (21)
Number Date Country
10205026 May 2003 DE
0127946 Dec 1984 EP
1415950 May 2004 EP
63052432 Mar 1988 JP
02235589 Sep 1990 JP
2001077496 Mar 2001 JP
2001298147 Oct 2001 JP
2002018585 Jan 2002 JP
2005093980 Apr 2005 JP
2005310817 Nov 2005 JP
20010018694 Mar 2001 KR
20020022122 Mar 2002 KR
20020061812 Jul 2002 KR
250597 Mar 2006 TW
2004109770 Dec 2004 WO
2005022965 Mar 2005 WO
2005036940 Apr 2005 WO
2006053036 May 2006 WO
2006124597 Nov 2006 WO
2007025812 Mar 2007 WO
2007043718 Apr 2007 WO
Related Publications (1)
Number Date Country
20070281473 A1 Dec 2007 US