Claims
- 1. A MIS transistor, comprising:
- a semiconductor substrate of a first conduction type;
- a first insulating film and a gate electrode which are selectively formed on said semiconductor substrate;
- a second insulating film having a first portion formed on a side surface of said gate electrode and a second portion formed on said semiconductor substrate;
- a first gate side wall insulating film provided on a surface of said first portion of said second insulating film and a surface of said second portion of said second insulating film and having a dielectric constant greater than that of said second insulating film, said first gate side wall film having a height smaller than that of said gate electrode;
- a low density diffusion layer of a second conduction type formed on said semiconductor substrate so as to be disposed below and around said gate electrode so that each end part of said gate electrode overlaps said low density diffusion layer; and
- a second gate side wall insulating film which covers all surfaces of said first gate side wall film which are not in contact with said second insulating film.
- 2. A MIS transistor according to claim 1, further comprising a high-density diffusion layer which is formed on said semiconductor substrate to be disposed below and around said first gate side wall insulating film and wherein said first gate side wall insulating film has an edge which reaches a position above said high-density diffusion layer.
- 3. A MIS transistor according to claim 2, wherein said first gate side wall insulating film is made of Ta.sub.2 O.sub.5.
- 4. A MIS transistor according to claim 2, wherein said second gate side wall insulating film SiO.sub.2.
- 5. A MIS transistor according to claim 1, further comprising a high-density diffusion layer formed on said semiconductor substrate and one of a source electrode or a drain electrode which makes contact with said high-density diffusion layer and overlaps said second gate side wall insulating film.
- 6. A MIS transistor according to claim 5, wherein said first gate side wall insulating film is made of Ta.sub.2 O.sub.5.
- 7. A MIS transistor according to claim 5, wherein said second gate side wall insulating film is made of SiO.sub.2.
- 8. A MIS transistor according to claim 1, further comprising a high-density diffusion layer formed on said semiconductor substrate so as to be disposed below and around said gate electrode.
- 9. A MIS transistor according to claim 8, wherein said first gate side wall insulating film is made of Ta.sub.2 O.sub.5.
- 10. A MIS transistor according to claim 8, wherein said second gate side wall insulating film is made of SiO.sub.2.
- 11. A MIS transistor according to claim 2, wherein said first gate side wall insulating film is made of Ta.sub.2 O.sub.5.
- 12. A MIS transistor according to claim 2, wherein said second gate side wall insulating film is made of SiO.sub.2.
Priority Claims (1)
Number |
Date |
Country |
Kind |
2-295774 |
Oct 1990 |
JPX |
|
Parent Case Info
This is a division of application Ser. No. 07/780,760 filed Oct. 25, 1991, now U.S. Pat. No. 5,221,632.
US Referenced Citations (7)
Foreign Referenced Citations (9)
Number |
Date |
Country |
0206160 |
Dec 1983 |
JPX |
0175455 |
Sep 1985 |
JPX |
60-175455 |
Sep 1985 |
JPX |
0011260 |
Jan 1987 |
JPX |
0070458 |
Mar 1988 |
JPX |
0181378 |
Jul 1988 |
JPX |
0308963 |
Dec 1988 |
JPX |
3-16141 |
Jan 1991 |
JPX |
0042843 |
Feb 1991 |
JPX |
Non-Patent Literature Citations (1)
Entry |
IEEE Electron Device Letters, vol. 11, No. 2, Feb. 1990, "Simple Gate-to-Drain Overlapped MOSFET's Using Poly Spacers for High Immunity to Channel Hot--Eletron Degradation" by Chen et al., pp. 78-81. |
Divisions (1)
|
Number |
Date |
Country |
Parent |
780760 |
Oct 1991 |
|