Patent Grant
9766851
The present disclosure relates to the field of display technology, and particularly to a multi-terminal synchronous display method, a display apparatus, and a display apparatus cascading system.
Recently, as the display technology develops increasingly, high performance display apparatuses have been more and more used in various public places such as plazas, stations, service windows and railway transportation carriages. In particular, for a railway transportation carriage, several display terminals are usually installed within the carriages. In order to ensure passengers in the same carriage or between different carriages can watch the display pictures synchronously, it is necessary to make the display signals of respective display terminals highly synchronous.
With the fast development of the city railway transportation, the demand for railway transportation vehicles is also increasing continuously, and the vehicle workers have higher and higher demands on simplification of the site operation. In the existing railway transportation, the transmission scheme for audio and video signals of the display terminals within the carriages is usually that one carriage has one signal controller, and such a signal controller encodes multiple paths of differential signals to be output and is connected to each display terminal simultaneously by network cables in order to achieve the object that the signal controller transmits signals to each display terminal simultaneously. As shown in
In order to solve the above problem, embodiments of the present disclosure provide a multi-terminal synchronous display method, a display apparatus and a display apparatus cascading system, which can reduce difficulty of wiring between the signal controller and the display terminals and the cost of the network cable placement.
The embodiments of the present disclosure can employ the following technical solutions.
One aspect of the embodiments of the present disclosure provides a multi-terminal synchronous display method, comprising: receiving an audio and video signal; obtaining a current stage driving signal for driving current stage of display apparatus to output audio and video based on the received audio and video signal; restoring the current stage driving signal to the audio and video signal; and inputting the restored audio and video signal to next stage of display apparatus to make the current stage of display apparatus and the next stage of display apparatus output audio and video synchronously.
Another aspect of the embodiments of the present disclosure provides a display apparatus, comprising: a receiving unit configured to receive an audio and video signal; a processing unit configured to obtain a current stage driving signal for driving current stage of display apparatus to output audio and video based on the received audio and video signal, and also configured to restore the current stage driving signal to the audio and video signal; and an output unit configured to input the restored audio and video signal to next stage of display apparatus to make the current stage of display apparatus output audio and video synchronously with the next stage of display apparatus.
Yet another aspect of the embodiments of the present disclosure provides a display apparatus cascading system comprising a signal controller and multiple display apparatuses as described in the above.
In the multi-terminal synchronous display method, the display apparatus and the display apparatus cascading system, with a cascading manner, each stage of display apparatus receives an audio and video signal sent by a signal controller, and while obtaining a signal for driving the current stage of display apparatus to output audio and video based on the received audio and video signal, it can output the audio and video signal to next stage of display apparatus through gain amplification to realize the synchronous output of the audio and video between the current stage of display apparatus and the next stage of display apparatus. As such, except for the first stage of display apparatus, the driving signals for other respective stages of display apparatuses come from their previous stage of display apparatus, thereby avoiding that the signal controller is connected to each display apparatus respectively, reducing largely the logical cable length, and reducing dramatically the difficulty of wiring between the signal controller and the display terminals and the cost of network cable placement.
In order to describe the technical solutions of embodiments of the present disclosure or in the prior art, the drawings needing to be used in the description of the embodiments or the prior art are briefly introduced in the following. Obviously, the drawings in the following description are only some embodiments of the present disclosure. It is possible for those ordinary skilled in the art to obtain other drawings based on these drawings without creative work.
The technical solutions in embodiments of the present disclosure will be clearly and completely described in connection with the drawings below. Obviously, the described embodiments are only part of embodiments of the present disclosure, but not all embodiments. Based on the embodiments in the present disclosure, all other embodiments obtained by those ordinary skilled in the art without creative work fall in the protection scope of the present disclosure.
As shown in
In step S201, the current stage of display apparatus receives an audio and video signal.
Herein, the audio and video signal can be divided specifically into a video signal and an audio signal. In the practical application process, the video signal can be a differential Video Graphics Array (VGA) signal, and the audio signal can be a differential audio signal.
It is noted that except that the first stage of display apparatus receives the audio and video signal sent by a signal controller, other respectively stages of display apparatuses all receive the audio and video signal output by their respective previous stage of display apparatus.
In step S202, the current stage of display apparatus obtains a current stage driving signal for driving the current stage of display apparatus to output audio and video based on the received audio and video signal.
Specifically, the current stage of display apparatus can obtain a non-differential VGA signal or audio signal by appropriately decoding the received differential VGA signal or differential audio signal, and realize the video output for the current stage of display apparatus through the non-differential VGA signal and realize the audio output for the current stage of display apparatus through the non-differential audio signal.
In step S203, the current stage of display apparatus restores the current stage driving signal to the audio and video signal.
In step S204, the current stage of display apparatus inputs the restored audio and video signal to next stage of display apparatus to make the current stage of display apparatus output audio and video synchronously with the next stage of display apparatus.
According to the multi-terminal synchronous display method provided in the embodiment of the present disclosure, with a cascading manner, each stage of display apparatus receives an audio and video signal sent by a signal controller, and while obtaining a signal for driving the current stage of display apparatus to output audio and video based on the received audio and video signal, it can also output the audio and video signal to next stage of display apparatus by gain amplification to realize the synchronous output of the audio and video between the current stage of display apparatus and the next stage of display apparatus. As such, except for the first stage of display apparatus, the driving signals for other respective stages of display apparatuses come from their previous stage of display apparatus connected in cascade with them, thereby avoiding that the signal controller is connected to each display apparatus respectively, reducing largely the logical cable length, and reducing dramatically the difficulty of wiring between the signal controller and the display terminals and the cost of network cable placement.
More specifically, as shown in
In step S301, the current stage of display apparatus receives an audio and video signal.
Herein, the audio and video signal can be divided into a video signal and an audio signal specifically. In the practical application process, the video signal can be a differential VGA signal, and the audio signal can be a differential audio signal.
It is noted that except that the first stage of display apparatus receives the audio and video signal sent by a signal controller, other respectively stages of display apparatuses all receive the audio and video signal output by their respective previous stage of display apparatus.
In stage S302, the current stage of display apparatus obtains a current stage video driving signal by subjecting the received video signal to a decoding process, and/or obtains a current stage audio driving signal by subjecting the received audio signal to an isolated transforming process.
Specifically, the present stage of display apparatus can perform decoding process on the received differential VGA signal to obtain a non-differential standard VGA signal (comprising R (red), G (green), B (blue), H (horizontal) and V (vertical) respectively). For example, an ISL59910 chip can be used as the decoder for decoding the video signal. It is noted that ISL59910 is a three channel differential receiver and equalizer which contains three high speed differential receivers and has a function of performing equalization adjusting on frequency and grain. The bandwidth of ISL59910 is 150 MHz, and the equalization length is set by the voltage at one individual pin. The characteristic of ISL59910 is common mode decoding, which can perform decoding on the information in the horizontal direction and the vertical direction. By using such a decoding chip, it is possible to achieve signal gain while completing the signal decoding, thereby guaranteeing the quality of the signal input into the next stage of display apparatus.
In addition, the current stage of display apparatus can also process the received differential audio signal through an isolation transformer to obtain a non-differential audio signal. The isolation transformer can also effectively prevent outside noise being mixed into the audio output at the signal controller side and the audio input of the display apparatus, ensuring the quality of the input audio signal of the display apparatus.
In step S303, the current stage of display apparatus restores the current stage video driving signal to the video signal through an encoding process, and/or restores the current stage audio driving signal to the audio signal through an operational amplifying and isolated transforming process.
For example, corresponding to the ISL59910 decoding chip, it is possible to use an EL4543 chip to encode the video signal. It is noted that the EL4543 chip is a high bandwidth (350 MHz) three-channel differential amplifier, which can perform complete encoding on a video synchronous signal, and its input is suitable for processing single-end or differential high speed video or other communication signals. The high bandwidth is for differential signals on a standard twisted pair or coaxial cable, which has very low harmonic distortion. At the same time, the internal feedback ensures the output to have stable gain and phase in order to reduce electromagnetic interference and harmonic waves of radiation. Embedded logic encodes the horizontally and vertically synchronous signals of standard video onto the common mode signal of the twisted pair. After inputting RGB signal, a VGA signal with synchronous information is connected with the terminal resistor of 75 Ω at the EL4543 input terminal. The single-end RGB signal is converted into a differential mode signal. The horizontally synchronous signal (HSYNC) and the vertically synchronous signal (VSYNC) are coded on respective common mode signals of three differential signals. The 50 Ω terminal output of EL4543 drives the differential R, G and B. The synchronous signal is encoded in the common mode of the CAT-5 twisted pair cable. For a system without signal frequency equalization, it is possible to achieve good transmission at a 200 feet CAT-5 twisted pair.
Similarly, the current stage of display apparatus can also restore the non-differential audio signal to a differential audio signal through an operational amplifying and isolated transforming process. For example, in order to prevent power loss in a long transmission line, an operational amplifier MC4558 can be introduced. As such, it is possible to ensure the quality of the output audio signal of each stage of display apparatus.
In step S304, the current stage of display apparatus inputs the restored audio and video signal to next stage of display apparatus to make the current stage of display apparatus and the next stage of display apparatus output audio and video synchronously.
In stage S305, the current stage of display apparatus obtains a low-voltage differential signaling for displaying based on the current stage video driving signal, and/or output audio after subjecting the current stage audio driving signal to a power amplifying process.
As shown in
For the audio signal, the current stage of display apparatus processes the differential audio signal sent by the signal controller through an isolation transformer to obtain a non-differential audio signal, one path of which can be further processed by a power amplifier TDA7496 to output audio.
In step S306, the audio and video output signal of the current stage of display apparatus is fed back to the signal controller.
Specifically, for the first stage of display apparatus, the audio and video output signal output by the frequency divider TSUMV39LU can be fed back to the signal controller through the audio signal receiving terminal. For other respective stages of display apparatuses, since they are not directly connected with the signal controller, the feedback signal can be fed back to the previous stage of display apparatus through the audio signal receiving terminal stage by stage, and finally be input into the signal controller. As such, when the local signal or the connection state of each stage of display apparatus is abnormal, TSUMV39LU does not have output signal to output. This signal is returned to the signal controller side through the audio signal receiving terminal such that the host can monitor whether each display apparatus operates normally in time to provide accurate information for failure detection and subsequent repair.
It is noted that, in the embodiments of the present disclosure, various functional chips are only for exemplary illustration. According to circuit functions, those skilled in the art can also think of adopting other chips or logic circuits with same or similar functions, which are not limited by the present disclosure.
According to the multi-terminal synchronous display method provided in the embodiment of the present disclosure, with a cascading manner, each stage of display apparatus receives an audio and video signal sent by a signal controller, and while obtaining a signal for driving the current stage of display apparatus to output audio and video based on the received audio and video signal, it can also output the audio and video signal to next stage of display apparatus by gain amplification to realize the synchronous output of the audio and video between the current stage of display apparatus and the next stage of display apparatus. As such, except for the first stage of display apparatus, the driving signals for other respective stages of display apparatuses come from their previous stage of display apparatus connected in cascade with them, thereby avoiding that the signal controller is connected to each display apparatus respectively, reducing largely the logical cable length, and reducing dramatically the difficulty of wiring between the signal controller and the display terminals and the cost of network cable placement.
As shown in
a receiving unit 51 configured to receive an audio and video signal;
a processing unit 52 configured to obtain a current stage driving signal for driving current stage of display apparatus to output audio and video based on the received audio and video signal, and further configured to restore the current stage driving signal to the audio and video signal;
an output unit 53 configured to input the restored audio and video signal to next stage of display apparatus to make the current stage of display apparatus output audio and video synchronously with the next stage of display apparatus.
In the display apparatus provided in the embodiment of the present disclosure, with a cascading manner, each stage of display apparatus receives an audio and video signal sent by a signal controller, and while obtaining a signal for driving the current stage of display apparatus to output audio and video based on the received audio and video signal, it can also output the audio and video signal to next stage of display apparatus by gain amplification to realize the synchronous output of the audio and video between the current stage of display apparatus and the next stage of display apparatus. As such, except for the first stage of display apparatus, the driving signals for other respective stages of display apparatuses come from their previous stage of display apparatus connected in cascade with them, thereby avoiding that the signal controller is connected to each display apparatus respectively, reducing largely the logical cable length, and reducing dramatically the difficulty of wiring between the signal controller and the display terminals and the cost of network cable placement.
In the embodiment of the present disclosure, the display apparatus can include various display devices for displaying applied in places such as outdoors, stations or carriage inside. For example, it can be any product or means with displaying function such as liquid crystal panels, OLED panels, plate TV sets, digital photo frames, navigators, and so on.
It is noted that except that the first stage of display apparatus receives the audio and video signal sent by a signal controller, other respective stages of display apparatuses all receive the audio and video signal output by their respective previous stages of display apparatuses.
Further, as shown in
In the embodiment of the present disclosure, the audio and video signal can be divided into a video signal and an audio signal specifically. In the practical application process, the video signal can be a differential VGA signal, and the audio signal can be a differential audio signal.
As shown in
Specifically, It is possible to perform decoding process by the decoder on the differential VGA signal received by the present stage of display apparatus to obtain a non-differential standard VGA signal (comprising R (red), G (green), B (blue), H (horizontal) and V (vertical) respectively). For example, an ISL59910 chip can be used as the decoder for decoding the video signal. It is noted that ISL59910 is a three channel differential receiver and equalizer which contains three high speed differential receivers and has a function of performing equalization adjusting on frequency and grain. The bandwidth of ISL59910 is 150 MHz, and the equalization length is set by the voltage at one individual pin. The characteristic of ISL59910 is common mode decoding, which can perform decoding on the information in the horizontal direction and the vertical direction. By using such a decoding chip, it is possible to achieve signal gain while completing the signal decoding, thereby guaranteeing the quality of the signal input into the next stage of display apparatus.
The processing 52 can comprise a first isolation transformer 522 configured to obtain a current stage audio driving signal by subjecting the received audio signal to an isolated transforming process.
The current stage of display apparatus can also process the received differential audio signal through an isolation transformer to obtain a non-differential audio signal. The isolation transformer can also effectively prevent outside noise being mixed into the audio output at the signal controller side and the audio input of the display apparatus, ensuring the quality of the input audio signal of the display apparatus.
Further, as shown in
For example, corresponding to the ISL59910 decoding chip, it is possible to use an EL4543 chip to perform encoding on the video signal. It is noted that the EL4543 chip is a high bandwidth (350 MHz) three-channel differential amplifier, which can perform complete encoding on a video synchronous signal. Its input is suitable for processing single-end or differential high speed video or other communication signals. The high bandwidth is for differential signals at a standard twisted pair or coaxial cable, which has very low harmonic distortion. In addition, the internal feedback ensures the output to have stable gain and phase in order to reduce electromagnetic interference and harmonic waves of radiation. Embedded logic encodes the standard video horizontally and vertically synchronous signals into the common mode signal of the twisted pair. A VGA signal with synchronous information, after inputting RGB signal, is connected with the terminal resistor of 75 Ω at the EL4543 input terminal. The single-end RGB signal is converted to a differential mode signal. The horizontally synchronous signal (HSYNC) and the vertically synchronous signal (VSYNC) are coded on respective common mode signals of three differential signals. The 50 Ω terminal output of EL4543 drives the differential R, G and B. The synchronous signal is encoded in the common mode of the CAT-5 twisted pair cable. For a system without signal frequency equalization, it is possible to achieve good transmission at a 200 feet CAT-5 twisted pair.
The processing unit 52 can also comprise an operational amplifier 524 and a second isolation transformer 525 configured to restore the current stage audio driving signal to the audio signal through an operational amplifying and isolated transforming process.
For example, in order to prevent power loss in a long transmission line, an operational amplifier MC4558 can be introduced. As such, it is possible to ensure the quality of the output audio signal of each stage of display apparatus.
Further, as shown in
For example, for the video signal, when the signal controller sends a differential VGA signal, after the current stage of display apparatus performs video decoding on this signal through the ISL59910 chip to output a standard VGA signal, as shown in
Further, the display apparatus can also comprise a power amplifier 56 configured to output audio after subjecting the current stage audio driving signal to a power amplifying process.
For the audio signal, the current stage of display apparatus processes the differential audio signal sent by the signal controller through an isolation transformer to obtain a path of a non-differential audio signal, which can be further processed by a power amplifier TDA7496 to output audio.
The audio and video output signal output by the frequency divider 55 can be fed back to the signal controller through the first isolation transformer 522.
Specifically, for the first stage of display apparatus, the audio and video output signal output by the frequency divider TSUMV39LU can be fed back to the signal controller through the audio signal receiving terminal. For other stages of display apparatuses, since they are not directly connected with the signal controller, the feedback signal can be fed back to the previous stage of display apparatus through the audio signal receiving terminal stage by stage, and finally be input into the signal controller. As such, when the local signal or the connection state of each stage of display apparatus is abnormal, TSUMV39LU does not have output signal to output. This signal is returned to the signal controller side through the audio signal receiving terminal such that the host can monitor whether each display apparatus operates normally in time to provide accurate information for failure detection and subsequent repair.
It is noted that, in the embodiments of the present disclosure, each functional chip is only for exemplary illustration. According to circuit functions, those skilled in the art can also think of adopting other chips or logic circuits with same or similar functions, which are not limited by the present disclosure.
As shown in
The structure of the display apparatus 72 has been described in detail in the above embodiment, which is not repeated here.
In the display apparatus cascading system as shown in
It is noted that, in the embodiment of the present disclosure, signal transmission can be performed via network cables between the signal controller 71 and the multiple display apparatuses 72, or signal transmission can be performed via a dedicated VGA signal line between the signal controller 71 and the multiple display apparatuses 72. Their differences are as follows. It is possible to further improve the signal transmission efficiency by using the dedicated VGA signal line to transmit the audio and video signal. However, the dedicated VGA signal line has higher cost than the network cable, and has relatively thick and hard cable material which results in difficulty in construction wiring. In addition, the dedicated VGA signal line has limited transmission distance, and thus it is hard to feed back logic levels of the display apparatuses 72 to the signal controller 71.
The display apparatus cascading system of the embodiment of the present disclosure comprises a signal controller and multiple display apparatuses. With a cascading manner, each stage of display apparatus receives an audio and video signal sent by a signal controller and while obtaining a signal for driving the current stage of display apparatus to output audio and video based on the received audio and video signal, it can also output the audio and video signal to next stage of display apparatus by gain amplification to realize the synchronous output of the audio and video between the current stage of display apparatus and the next stage of display apparatus. As such, except for the first stage of display apparatus, the driving signals for other respective stages of display apparatuses come from their previous stage of display apparatus connected in cascade with them, thereby avoiding that the signal controller is connected to each display apparatus respectively, reducing largely the logical cable length, and reducing dramatically the difficulty of wiring between the signal controller and the display terminals and the cost of network cable placement.
It can be understood by those ordinary skilled in the art that all or part of the steps for implementing the above method embodiment can be realized by a program instructing relative hardware. The above-mentioned program can be stored in a computer readable storage medium. When the program is executed, it performs steps involving the above method embodiment. The above-mentioned storage medium includes various media that can store program codes, such as ROM, RAM, a magnetic disk, an optical disk or the like.
The description is only some specific embodiments of the present disclosure, but the protection scope of the present disclosure is not limited to this. The variations or replacements that can be easily devised within the technical scope disclosed by the present disclosure should all fall in the protection scope of the present disclosure. Therefore, the protection scope should be defined by the protection scope of the claims.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2013 1 0265480 | Jun 2013 | CN | national |
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/CN2013/087536 | 11/20/2013 | WO | 00 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2014/205992 | 12/31/2014 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 6348902 | Lee | Feb 2002 | B1 |
| 20120200660 | Verthein | Aug 2012 | A1 |
| 20130038509 | Jiang | Feb 2013 | A1 |
| 20140098849 | Panich | Apr 2014 | A1 |
| Number | Date | Country |
|---|---|---|
| 2904508 | May 2007 | CN |
| 201429944 | Mar 2010 | CN |
| 201600877 | Oct 2010 | CN |
| 103390396 | Nov 2013 | CN |
| Entry |
|---|
| International Preliminary Report on Patentability Appln. No. PCT/CN2013/087536; Dated Dec. 29, 2015. |
| International Search Report Appln. No. PCT/CN2013/087536; Dated Mar. 7, 2014. |
| First Chinese Office Action dated Dec. 3, 2014; Appln. No. 201310265480.X. |
| Number | Date | Country | |
|---|---|---|---|
| 20160274856 A1 | Sep 2016 | US |
