Number | Name | Date | Kind |
---|---|---|---|
4727507 | Miyanaga | Feb 1988 | |
5175702 | Beraud et al. | Dec 1992 | |
5220525 | Anderson et al. | Jun 1993 | |
5602766 | Bauer et al. | Feb 1997 | |
5659495 | Briggs et al. | Aug 1997 |
Entry |
---|
M. R. Shapiro "Design and Clocking of VLSI Multipliers", Technical Report No. CSL-TR-89-397, pp. 1-52, Computer Systems Laboratory, Stanford University, Oct. 1989. |
C.S. Wallace, "A Suggestion for Fast Multipliers", IEEE Transactions on Electronic Computers, vol. EC-13, pp. 14-17, Feb. 1964. |