S. G. Abraham, R.A. Sugamar, D. Windheiser, B.R. Rau and R. Gupta, “Predictability of Load/Store Instruction Latencies,” Proc. 26th International Symposium on Microarchitectures, Dec. 1993, 139-152. |
L. Kurian, P.T. Hulina, and L.D. Coraor, “Memory Latency Effects in Decoupled Architectures,” IEEE Transactions on Computers, 43(10): 1129-1139, Oct. 1994. |
Srinivasan and A. Lebeck, “Load Latency Tolerance in Dynamically Scheduled Processors,” in Proceedings of the Thirty-First International Symposium on Microarchitecture, pp. 148-159, 1998. |
B. Fisk and I. Bahar, “The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency,” in IEEE International Conference on Computer Design, Oct. 1999. |
Gary Tyson, Matthew Farrens, John Matthews, and Andrew R. Pleszkun, “A Modified Approach to Data Cache Management,” in Proceedings of the 28th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 93-103, Dec. 1995. |