Claims
- 1. A nonvolatile memory device comprising:a latch circuit; a memory array; and a controller, wherein said controller is capable of receiving a plurality of commands and controls operations corresponding with said commands, wherein said memory array comprises a plurality of memory cells and a plurality of word lines, wherein each of said memory cells stores data as a threshold voltage within a plurality of threshold voltage ranges, wherein each of said word lines couples to corresponding ones of said memory cells, wherein said latch circuit is capable of storing data being read out from said memory array or being received with said commands, wherein said controller is capable of receiving a first address information and first data with a first command included in said commands which indicates a rewriting operation, and wherein in said rewriting operation, said controller selects one word line according to said first address information, reads data stored in said ones of memory cells coupled to said selected word line to said latch circuit, stores said first data to said latch circuit, erases data stored in all of said ones of memory cells after reading data and before storing data and stores said data stored in said latch circuit to said ones of memory cells.
- 2. A nonvolatile memory device according to claim 1,wherein said latch circuit has at least a capacity of storing data read from said ones of memory cells at one time.
- 3. A nonvolatile memory device according to claim 2,wherein said controller is capable of receiving a second address information with a second command included in said commands which indicates a read operation, and wherein in said read operation, said controller selects one word line according to said second address information, reads data stored in said ones of memory cells coupled to said selected word line to said latch circuit and outputs said data from said latch circuit to outside.
- 4. A nonvolatile memory device according to claim 2,wherein said controller is capable of receiving a third address information and a second data with a third command included in said commands which indicates a write operation, and wherein in said write operation, said controller selects one word line according to said second address information, stores said second data to said latch circuit and stores said data from said latch circuit to said ones of memory cells coupled to said selected word line.
- 5. A nonvolatile memory device according to claim 2,wherein said controller is capable of receiving a fourth address information with a fourth command included in said commands which indicates an erase operation, and wherein in said erase operation, said controller selects one word line according to said second address information, erase data stored in said ones of memory cells coupled to said selected word line.
- 6. A nonvolatile memory device comprising:a controller; a latch circuit; and a memory array, wherein said controller controls a plurality of operations according to received commands, wherein said memory array comprises a plurality of memory cells and a plurality of word lines each of which couples to corresponding ones of said memory cells, wherein each of said memory cells has a threshold voltage within a plurality of threshold voltage distributions, one of which indicates an erase state and another of which indicates a program state, wherein said controller is capable of receiving a first address information with a first command included in said commands, and wherein in an operation according to said first command, said controller controls selection of one word line according to said first address information, reading of data stored in said ones of memory cells coupled to said selected one word line to said latch circuit, storing of a first data to said latch circuit, moving of said threshold voltage of said ones of memory cells to within said erase state threshold voltage distribution, and moving of said threshold voltage of said ones of memory cells to within said threshold voltage distribution according to said stored data in said latch circuit.
- 7. A nonvolatile memory device according to claim 6,wherein said latch circuit has at least a capacity of storing data read from said ones of memory cells at one time.
- 8. A nonvolatile memory device according to claim 7,wherein said controller is capable of receiving a second address information with a second command included in said commands, and wherein in an operation according to said second command, said controller controls selection of one word line according to said second address information, reading of data stored in said ones of memory cells coupled to said selected word line to said latch circuit, and outputting of said data from said latch circuit to outside.
- 9. A nonvolatile memory device according to claim 7,wherein said controller is capable of receiving a third address information and a second data with a third command included in said commands, and wherein in an operation according to said third command, said controller controls selection of one word line according to said second address information, storing of said second data to said latch circuit, and moving of said threshold voltage of said ones of memory cells coupled to said selected word line to within said threshold voltage distributions according to said stored data in said latch circuit.
- 10. A nonvolatile memory device according to claim 7,wherein said controller is capable of receiving a fourth address information with a fourth command included in said commands, and wherein in an operation according to said fourth command, said controller controls selection of one word line according to said second address information, and moving of said threshold voltage of said ones of memory cells coupled to said selected word line to within said erase state threshold voltage distribution.
Priority Claims (2)
Number |
Date |
Country |
Kind |
8-178965 |
Jul 1996 |
JP |
|
9-126793 |
May 1997 |
JP |
|
Parent Case Info
The above-referenced patent application is a continuation application of U.S. Ser. No. 09/961,300, filed Sep. 25, 2001 (now U.S. Pat. No. 6,385,092), which is a continuation application of U.S. Ser. No. 09/714,552, filed Nov. 17, 2000 (now U.S. Pat. No. 6,392,932), which is a continuation application of U.S. Ser. No. 09/468,329, filed Dec. 21, 1999 (now U.S. Pat. No. 6,157,573), which is a continuation application of U.S. Ser, No. 09/342,231, filed Jun. 29, 1999 (now U.S. Pat. No. 6,023,425), which is a continuation application of U.S. Ser. No. 09/135,175, filed Aug. 18, 1998 (now U.S. Pat. No. 5,982,668), which is a continuation application of U.S. Ser. No. 08/889,191, filed Jul. 8, 1997 (now U.S. Pat. No. 5,867,428). This application is related to U.S. Ser. No. 09/993,685, filed Nov. 27, 2001.
US Referenced Citations (9)
Number |
Name |
Date |
Kind |
5303198 |
Adachi et al. |
Apr 1994 |
A |
5327383 |
Merchant et al. |
Jul 1994 |
A |
5347489 |
Merchant et al. |
Sep 1994 |
A |
5509134 |
Fandrich et al. |
Apr 1996 |
A |
5541886 |
Hasbun |
Jul 1996 |
A |
5982668 |
Ishii et al. |
Nov 1999 |
A |
6023425 |
Ishii et al. |
Feb 2000 |
A |
6067598 |
Roohpavar et al. |
May 2000 |
A |
6157573 |
Ishii et al. |
Dec 2000 |
A |
Foreign Referenced Citations (2)
Number |
Date |
Country |
62-099996 |
May 1987 |
JP |
4-147495 |
May 1992 |
JP |
Continuations (6)
|
Number |
Date |
Country |
Parent |
09/961300 |
Sep 2001 |
US |
Child |
10/095565 |
|
US |
Parent |
09/714552 |
Nov 2000 |
US |
Child |
09/961300 |
|
US |
Parent |
09/468329 |
Dec 1999 |
US |
Child |
09/714552 |
|
US |
Parent |
09/342231 |
Jun 1999 |
US |
Child |
09/468329 |
|
US |
Parent |
09/135175 |
Aug 1998 |
US |
Child |
09/342231 |
|
US |
Parent |
08/889191 |
Jul 1997 |
US |
Child |
09/135175 |
|
US |