This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2011-066180, filed Mar. 24, 2011, the entire contents of which are incorporated herein by reference.
Embodiments described herein relate generally to a nonvolatile semiconductor memory device and a method of manufacturing the same.
In a conventional LSI, the elements are integrated in the two-dimensional plane on a silicon substrate. However, the storage capacity of a memory can be increased only by down-sizing (micropatterning) each element. Recently, however, the micropatterning has also become difficult in terms of cost and technique.
To solve the problem, there is proposed an idea of manufacturing a three-dimensionally laminated memory by laminating memory layers three-dimensionally and collectively processing the memory layers. Further, there is proposed a pipe-shaped NAND type flash memory in which a U-shaped NAND string is formed in a laminate direction as the collectively-processed-type three-dimensionally laminated memory. In the pipe-shaped NAND type flash memory, a NAND string is configured of a pair of silicon pillars and a pipe for coupling the silicon pillars in lower ends.
More specifically, memory cell transistors are arranged at the intersections between the silicon pillars and a plurality of stacked word lines. Additionally, select transistors are arranged at the intersections between each of a pair of silicon pillars and two select gates. One of the two select transistors is connected to a bit line, and the other is connected to a source line.
Various manufacturing methods have been proposed as the method of manufacturing the collectively-processed-type three-dimensionally laminated memory.
In general, according to one embodiment, a nonvolatile semiconductor memory device comprises: a semiconductor substrate; a first conductive layer; a second conductive layer, a first inter-electrode insulating film, and a third conductive layer sequentially stacked above the first conductive layer; a block insulating film; a charge storage layer; a tunnel insulating film; a semiconductor layer; an insulating member; and a silicide layer. The first conductive layer is formed above the semiconductor substrate. The block insulating film is formed on the inner surface of each of through holes provided in the second conductive layer, the first inter-electrode insulating film, and the third conductive layer and extending in the stacking direction. The charge storage layer is formed on the block insulating film. The tunnel insulating film is formed on the charge storage layer. The semiconductor layer is formed on the tunnel insulating film. The insulating member is buried in a slit located between the adjacent through holes to divide the second conductive layer, the first inter-electrode insulating film, and the third conductive layer. The silicide layer is formed on each of surfaces of the second conductive layer and the third conductive layer in the slit. The distance between the second conductive layer and the third conductive layer along the inner surface of the slit is longer than the distance between the second conductive layer and the third conductive layer along the stacking direction.
The embodiments will now be described with reference to the accompanying drawings. The same reference numerals denote the same parts throughout the drawings.
<Example of Overall Arrangement>
An example of the arrangement of a nonvolatile semiconductor memory device (collectively-processed-type three-dimensionally laminated memory) according to each embodiment will be explained with reference to
As shown in
The memory cell transistor region 12 includes a plurality of word lines WL, a plurality of bit lines BL, a plurality of source lines SL, a back gate BG, a plurality of source-side select gates SGS, and a plurality of drain-side select gates SGD. In the memory cell transistor region 12, memory cell transistors for storing data are arranged at the intersections between the plurality of stacked word lines WL and U-shaped silicon pillars SP to be described later. Note that although
The word line driving circuits 13 are connected to the word lines WL to control the voltages to be applied to the word lines WL.
The source-side select gate driving circuits 14 are connected to the source-side select gates SGS to control the voltages to be applied to the source-side select gates SGS.
The drain-side select gate driving circuits 15 are connected to the drain-side select gates SGD to control the voltages to be applied to the drain-side select gates SGD.
The sense amplifier 16 is connected to the bit lines BL to amplify the potential read from the memory cell transistors. Bit line driving circuits (not shown) are connected to the bit lines BL to control the voltages to be applied to the bit lines BL.
The source line driving circuits 17 are connected to the source lines SL to control the voltages to be applied to the source lines SL.
The back gate driving circuit 18 is connected to the back gate BG to control the voltage to be applied to the back gate BG.
As shown in
Each NAND string 200 includes a plurality of memory cell transistors MTr, and two select transistors (a drain-side select transistor SDTr and a source-side select transistor SSTr) formed at the two ends.
The plurality of memory cell transistors MTr are formed at the intersections between the U-shaped silicon pillar SP and a plurality of control gates CG (word lines WL), and have the current paths connected in series. As shown in
The drain-side select transistor SDTr is formed at the intersection between the U-shaped silicon pillar SP and the drain-side select gate SGD. On the other hand, the source-side select transistor SSTr is formed at the intersection between the U-shaped silicon pillar SP and the source-side select gate SGS. As shown in
The U-shaped silicon pillar SP is formed into a U shape along the section in the column direction. The U-shaped silicon pillar SP includes a pair of columnar portions A running in the stacking direction (in the direction perpendicular to the semiconductor substrate 20) and a pipe portion B formed to connect the lower ends of the pair of columnar portions A. The pipe portion B is provided in the back gate BG to form a back gate transistor BGTr. The U-shaped silicon pillar SP is arranged such that the line connecting the central axes of the pair of columnar portions A becomes parallel to the column direction. The U-shaped silicon pillars SP are arranged in a matrix within a row- and column-direction plane. As shown in
The plurality of control gates CG are stacked above the back gate BG and arranged to be perpendicular to the columnar portions A of the U-shaped silicon pillars SP. Each control gate CG runs in the row direction. Each control gate CG is formed to be shared by two adjacent columnar portions A of the U-shaped silicon pillars SP in two NAND strings 200 adjacent in the column direction.
The back gate BG is provided under the lowermost word lines WL. The back gate BG two-dimensionally spreads in the row direction and the column direction so as to cover the pipe portions B of the U-shaped silicon pillars SP.
The drain-side select gates SGD and the source-side select gates SGS are provided above the uppermost control gates CG. The drain-side select gates SGD and the source-side select gates SGS parallelly run in the row direction. The drain-side select gates SGD and the source-side select gates SGS are formed to intersect the columnar portions A of the U-shaped silicon pillars SP, and isolated from each other in the column direction to have a line-and-space configuration.
The source lines SL are provided above the source-side select gates SGS. Each source line SL is formed to be shared by two adjacent columnar portions A of the U-shaped silicon pillars SP in two NAND strings 200 adjacent in the column direction. The source lines SL parallelly run in the row direction and are isolated from each other in the column direction to have a line-and-space configuration.
The plurality of bit lines BL are provided above the source lines SL. The bit lines BL run in the column direction and are isolated from each other in the row direction to have a line-and-space configuration.
[Example of Manufacturing Method]
As an example of a method of manufacturing the above-described collectively-processed-type three-dimensionally laminated memory, the present inventors have proposed a method comprising stacking p-type polysilicon and undoped polysilicon, forming memory holes extending through the polysilicon layers, etching the undoped polysilicon layer from the memory holes using a wet process, and burying an insulating film in the etched layer, thereby forming a stacked structure of the conductive layer (p-type polysilicon) and the insulating film.
The method of manufacturing the above-described collectively-processed-type three-dimensionally laminated memory will be described below in detail with reference to
As shown in
As shown in
As shown in
Undoped polysilicon layers 42 containing no impurity and doped polysilicon layers (p-type polysilicon layers) 43 containing boron and serving as the control gates CG are alternately stacked on the silicon oxide film 41. Each undoped polysilicon layer 42 is replaced with an inter-electrode insulating film in the subsequent process. Note that although
A silicon oxide film 44 serving as an insulating film is formed on the uppermost doped polysilicon layer 43. The silicon oxide film 44 is so thick that the breakdown voltage can be ensured between the uppermost control gates CG and select gates SG to be formed on the silicon oxide film 44 in the subsequent process.
A stacked body 45 including the undoped polysilicon layers 42, the doped polysilicon layers 43, and the silicon oxide film 44 is formed in this way.
As shown in
As shown in
As shown in
Each through hole 49 is formed into, for example, a circular shape when viewed from the stacking direction. The pair of through holes 49 are arranged in the column direction and extend through the doped polysilicon layer 48, the stacked body 45, and the silicon oxide film 41 in the stacking direction.
As shown in
At the same time, the dummy layer 60 made of undoped polysilicon is also removed. A connection hole 50 that extends in the column direction and connects the lower ends of the pair of through holes 49 in the conductive layer 40 is thus formed. That is, a U-shaped memory hole 51 including the pair of through holes 49 and the connection hole 50 is formed in the doped polysilicon layer 48, the stacked body 45, the silicon oxide film 41, and the conductive layer 40.
At this time, appropriately selecting the etchant allows to implement a high etching selectivity between the doped silicon layers 43 and 48 and the undoped silicon layers 42 and the dummy layer 60. Hence, the doped polysilicon layers 43 and 48 are rarely etched and remain. The control gates CG are supported by the sacrifice member 47.
As shown in
More specifically, the block insulating film 53 made of a silicon oxide film is formed on the inner surfaces of the through holes 49 by, for example, ALD (Atomic Layer Deposition). That is, the block insulating film 53 is formed on the surfaces of the control gates CG exposed in the through holes 49.
The silicon oxide film is also formed on the inner surfaces of the gaps 52 through the through holes 49. That is, the silicon oxide film is also formed on the surfaces of the control gates CG and the surfaces of the sacrifice member 47, which are exposed in the gaps 52. Inter-electrode insulating films 53′ integrated with the block insulating film 53 thus fill the gaps 52.
Next, the charge storage layer 54 made of a silicon nitride film is formed on the surface of the block insulating film 53 (and the inter-electrode insulating films 53′) in the through holes 49. After that, the tunnel insulating film 55 made of a silicon oxide film is formed on the surface of the charge storage layer 54 in the through holes 49. In this way, the memory film 56 including the block insulating film 53, the charge storage layer 54, and the tunnel insulating film 55 is formed.
Polysilicon containing an impurity, for example, phosphorus is buried on the surface of the memory film 56 in the through holes 49. The columnar portions of the silicon pillar SP are thus formed in the through holes 49. Note that
The same structure is formed on the inner surface of the connection hole 50 as well at the same time as the above-described process. That is, the block insulating film 53, the charge storage layer 54, the tunnel insulating film 55, and polysilicon (U-shaped silicon pillar SP) are sequentially formed on the surface of the silicon oxide film 41 and the surface of the back gate BG in the connection hole 50 as well.
As shown in
Next, wet etching is performed through the opening portion 57. The sacrifice member 47 in the slit 46 is thus removed. As a result, the control gates CG and the inter-electrode insulating films 53′ are exposed in the slit 46.
As shown in
Note that the metal to be deposited is not limited to nickel and cobalt. Any other metal is also usable if it reacts with silicon to form a metal silicide and make the electric resistance lower than that of the doped polysilicon layer 43 before reaction.
As shown in
As described above, in the collectively-processed-type three-dimensionally laminated memory, to reduce the resistance of polysilicon of the control gates CG, the silicide layers 58 are formed on the sidewalls (the surfaces of the control gates CG) in the slit 46. When forming the silicide layers 58, if the surfaces of the control gates CG in the slit 46 project into the slit 46 more than the surface of the inter-electrode insulating films 53′, the control gates CG adjacent in the stacking direction may cause shorts due to bridging between them, resulting in an operation error. Even if the control gates CG do not largely project into the slit, the inter-electrode insulating films 53′ made of oxide films react with the metal of a silicide material. A silicide is thus formed even on the surfaces of the inter-electrode insulating films 53′, and this may cause shorts by bridging.
Under the circumstances, the embodiments provide a collectively-processed-type three-dimensionally laminated memory that prevents shorts by bridging between the adjacent control gates CG as described above.
<First Embodiment>
A nonvolatile semiconductor memory device according to the first embodiment will be described with reference to
Note that in the first embodiment, a description of the same points as in the above-described example of the manufacturing method will be omitted, and different points will mainly be explained.
[Structure]
The structure of the nonvolatile semiconductor memory device according to the first embodiment will be described below with reference to
a) is a sectional view of the nonvolatile semiconductor memory device according to the first embodiment taken along the column direction.
As shown in
The conductive layer 40 is formed above the semiconductor substrate (not shown) and made of, for example, phosphorus-doped polysilicon. The conductive layer 40 is a prospective back gate BG, and forms a back gate transistor BGTr by having the U-shaped silicon pillar SP and the memory film 56 formed in it.
The plurality of doped silicon layers 43 and the plurality of inter-electrode insulating films 53′ are alternately stacked on a silicon oxide film 41 on the conductive layer 40. The doped silicon layers 43 are prospective control gates CG, and form memory cell transistors MTr by having the U-shaped silicon pillar SP and the memory film 56 formed in them. That is, the inter-electrode insulating films 53′ are formed between the control gates CG (in gaps 52) adjacent in the stacking direction. The doped silicon layers 43 and the inter-electrode insulating films 53′ will be described later in more detail.
The doped silicon layers 48 are formed on silicon oxide films 44 on the uppermost control gates CG. The doped silicon layers 48 are prospective select gates SG, and form select transistors SDTr and SSTr by having the U-shaped silicon pillar SP and the memory film 56 formed in them.
A U-shaped memory hole 51 is formed in the select gates SG the control gates CG, the back gate BG, and the inter-electrode insulating films 53′. The U-shaped memory hole 51 includes a pair of through holes 49 arranged in the column direction and a connection hole 50 that connects the pair of through holes 49. The through holes 49 extend through the select gates SG and the control gates CG in the stacking direction. The connection hole extends through the back gate BG in the column direction.
The control gates CG and the inter-electrode insulating films 53′ have a slit 46 that spreads in the row direction and the stacking direction and is provided between the pair of through holes 49. The control gates CG and the inter-electrode insulating films 53′ are thus divided along the row direction. The select gates SG have, on the slit 46, an opening portion 57 that spreads in the row direction and the stacking direction. The select gates SG are thus divided along the row direction.
The memory film 56 is formed on the inner surface of the U-shaped memory hole 51, that is, on the surfaces of the select gates SG, the control gates CG, and the back gate BG in the U-shaped memory hole 51. The memory film 56 is partially integrated with the inter-electrode insulating films 53′, and details will be described later.
The U-shaped silicon pillar SP is formed on the surface of the memory film 56 in the U-shaped memory hole 51 and made of polysilicon containing an impurity, for example, phosphorus. That is, the U-shaped silicon pillar SP includes a pair of columnar portions A formed on the surface of the memory film 56 in the pair of through holes 49 and a connection portion B formed on the surface of the memory film 56 in the connection hole 50. Note that
The silicide layers 58 are formed on the surfaces of the control gates CG in the slit 46 and the surfaces of the select gates SG in the opening portion 57. In other words, the silicide layers 58 are formed between the insulating member 59 to be described later and the control gates CG and the select gates SG.
The insulating member 59 is buried in the slit 46 and the opening portion 57. The insulating member 59 isolates the control gates CG and the select gates SG divided by the slit 46 and the opening portion 57.
In this embodiment, as shown in
The memory film 56 includes a block insulating film 53 formed on the surfaces of the control gates CG in the through holes 49, a charge storage layer 54 formed on the surface of the block insulating film 53, and a tunnel insulating film 55 formed on the surface of the charge storage layer 54.
The block insulating film 53 of this embodiment has a multilayered structure. More specifically, the block insulating film 53 has a multilayered structure including a silicon nitride film 53a, a silicon oxide film 53b, a silicon nitride film 53c, and a silicon oxide film 53d sequentially formed on the surfaces of the control gates CG in the through holes 49. That is, the block insulating film 53 has a structure in which the silicon nitride films and the silicon oxide film are alternately stacked. Note that the block insulating film 53 is formed so that the outermost layer (uppermost surface layer) is made of a silicon nitride film in the through holes 49, although the number of stacked layers is not limited to four.
The inter-electrode insulating films 53′ are integrated with the block insulating film 53 and have a multilayered structure. That is, each inter-electrode insulating film 53′ has a multilayered structure including a silicon nitride film 53′a, a silicon oxide film 53′b, a silicon nitride film 53′c, and a silicon oxide film 53′d sequentially formed on the inner surfaces of the gaps 52 (on the surfaces of the control gates CG, the surfaces of the silicide layers 58, and the surfaces of the insulating member 59 in the gaps 52). In other words, the inter-electrode insulating films 53′ have a structure in which the block insulating film 53 is buried in the gaps 52 through the through holes 49. In the example shown in
As described above, the uppermost surface layer of the block insulating film 53 is formed from a silicon nitride film in the through holes 49. For this reason, the uppermost surface layer of each inter-electrode insulating films 53′ in the gap 52 is also formed from a silicon nitride film.
<Manufacturing Method>
A method of manufacturing the nonvolatile semiconductor memory device according to the first embodiment will be described below with reference to
As shown in
Undoped polysilicon layers 42 containing no impurity and doped polysilicon layers (p-type polysilicon layers) 43 containing boron and serving as control gates CG are alternately stacked on the silicon oxide film 41. A silicon oxide film 44 serving as an insulating film is formed on the uppermost doped polysilicon layer 43.
A stacked body 45 including the undoped polysilicon layers 42, the doped polysilicon layers 43, and the silicon oxide film 44 is formed in this way.
As shown in
Next, the sidewalls (side surfaces) in the slit 46 are thermally oxidized. That is, the surfaces of the undoped polysilicon layers 42 and the doped polysilicon layers 43 exposed in the slit 46 are thermally oxidized. A silicon oxide film 150 is thus formed on the surfaces of the undoped polysilicon layers 42 and the doped polysilicon layers 43 in the slit 46. At this time, the rate of oxidation of the doped polysilicon layers 43 is higher than that of the undoped polysilicon layers 42. For this reason, the silicon oxide film 150 is formed thicker on the surfaces of the doped polysilicon layers 43 than on the surfaces of the undoped polysilicon layers 42 in the slit 46. In other words, the surfaces of the undoped polysilicon layers 42 project into the slit 46 more than the surfaces of the doped polysilicon layers 43 in the slit 46.
As shown in
As shown in
As shown in
At the same time, the dummy layer 60 made of undoped polysilicon is also removed. A U-shaped memory hole 51 including the pair of through holes 49 and a connection hole 50 is formed in the doped polysilicon layer 48, the stacked body 45, the silicon oxide film 41, and the conductive layer 40.
As shown in
More specifically, a dilute hydrofluoric acid treatment is performed first to remove a native oxide film (not shown) sticking to the surface. With the dilute hydrofluoric acid treatment, the sacrifice member 47 that fills the slit 46 is prevented from being exposed through the gaps 52. That is, the dilute hydrofluoric acid treatment is adjusted not to remove the silicon oxide film 150.
After that, the block insulating film 53 including a silicon nitride film 53a, a silicon oxide film 53b, a silicon nitride film 53c, and a silicon oxide film 53d is formed on the inner surfaces of the through holes 49 by, for example, ALD. That is, a multilayered structure of the silicon nitride film 53a, the silicon oxide film 53b, the silicon nitride film 53c, and the silicon oxide film 53d is formed sequentially on the surfaces of the control gates CG in the through holes 49.
The block insulating film 53 is also formed on the inner surfaces of the gaps 52 through the through holes 49. That is, the multilayered structure of the silicon nitride film 53a, the silicon oxide film 53b, the silicon nitride film 53c, and the silicon oxide film 53d is also formed on the surfaces of the control gates CG and the surfaces of the silicon oxide films 150 in the gaps 52. Inter-electrode insulating films 53′ integrated with the block insulating film 53 are thus buried in the gaps 52. In the example shown in
At this time, since the sacrifice member 47 is not exposed through the gaps 52, the inter-electrode insulating films 53′ (silicon oxide film 53′d) are not in direct contact with the sacrifice member 47. The inter-electrode insulating films 53′ are formed at the same positions as those of the above-described undoped polysilicon layers 42. For this reason, the surfaces of the inter-electrode insulating films 53′ in the slit 46 project into the slit 46 more than the surfaces of the control gates CG.
Next, the charge storage layer 54 made of a silicon nitride film is formed on the surface of the block insulating film 53 (and the inter-electrode insulating films 53′) in the through holes 49. After that, the tunnel insulating film 55 made of a silicon oxide film is formed on the surface of the charge storage layer 54 in the through holes 49. In this way, the memory film 56 including the block insulating film 53, the charge storage layer 54, and the tunnel insulating film 55 is formed.
Note that although
Polysilicon containing an impurity, for example, phosphorus is buried on the surface of the memory film 56 in the through holes 49. The columnar portions of the U-shaped silicon pillar SP are thus formed in the through holes 49.
The same structure is formed on the inner surface of the connection hole 50 as well at the same time as the above-described process. That is, the block insulating film 53, the charge storage layer 54, the tunnel insulating film 55, and polysilicon (U-shaped silicon pillar SP) are sequentially formed on the surface of the silicon oxide film 41 and the surface of the back gate BG in the connection hole 50 as well.
As shown in
Next, wet etching is performed through the opening portion 57. The sacrifice member 47 in the slit 46 is thus removed. As a result, the silicon oxide film 150 is exposed in the slit 46.
As shown in
As shown in
At this time, the surfaces of the inter-electrode insulating films 53′ exposed in the slit 46 have silicon nitride films 53′a. Hence, the silicide layers 58 are not formed on the surfaces of the inter-electrode insulating films 53′ in the slit 46. That is, it is possible to prevent bridging by the silicide layers 58.
Next, as shown in
[Effects]
According to the first embodiment, the surfaces (end faces) of the inter-electrode insulating films 53′ in the slit 46 project into the slit 46 more than the surfaces (end faces) of the control gates CG. Hence, the surface area of each inter-electrode insulating film 53′ exposed in the slit 46 between two control gates CG adjacent in the stacking direction increases. That is, the distance between the control gates CG along the inner surface of the slit 46 (the size of the interface between the inter-electrode insulating film 53′ and the insulating member 59) can be made longer by the projecting length of the control gates CG into the slit 46 than the actual distance between the control gates CG along the stacking direction (the size of the inter-electrode insulating film 53′ in the stacking direction). Hence, when forming the silicide layers 58 on the surfaces of the control gates CG in the slit 46, it is possible to prevent shorts by bridging between the control gates CG and leakage currents between the control gates CG.
Additionally, in the slit 46, the silicon nitride film 53′a is formed as the uppermost surfaces of the inter-electrode insulating films 53′. This allows to prevent reaction with a metal that is a silicide material as compared to a case in which the uppermost surface is formed from a silicon oxide film. It is consequently possible to more effectively prevent shorts by bridging between the control gates CG.
<Second Embodiment>
A nonvolatile semiconductor memory device according to the second embodiment will be described with reference to
Note that in the second embodiment, a description of the same points as in the above-described first embodiment will be omitted, and different points will mainly be explained.
[Structure]
The structure of the nonvolatile semiconductor memory device according to the second embodiment will be described below with reference to
a) is a sectional view of the nonvolatile semiconductor memory device according to the second embodiment taken along the column direction.
As shown in
More specifically, the inter-electrode insulating films 53′ are integrated with a block insulating film 53 and have a multilayered structure, as in the first embodiment. That is, each inter-electrode insulating film 53′ has a multilayered structure including a silicon nitride film 53′a, a silicon oxide film 53′b, a silicon nitride film 53′c, and a silicon oxide film 53′d sequentially formed on the inner surface of a gap 52.
In this embodiment, the silicon nitride film 53′a serving as the uppermost surface in the gap 52 and the silicon oxide film 53′b in contact with the silicon nitride film 53′ on the inner surface side are divided on the surface in the slit 46. In other words, the silicon nitride film 53′c is exposed in the slit 46 so as to be in contact with an insulating member 59 without being covered with the silicon nitride film 53′a and the silicon oxide film 53′b.
Additionally, on the surface of each inter-electrode insulating film 53′ in the slit 46, steps are provided at the interfaces between the films adjacent in the stacking direction. That is, steps are provided at the interface between the silicon nitride film 53′a and the silicon oxide film 53′b and at the interface between the silicon oxide film 53′b and the silicon nitride film 53′c.
Note that the surfaces of the inter-electrode insulating films 53′ need not project into the slit 46 more than the surfaces of control gates CG (the interfaces between the control gates CG and silicide layers 58) in the slit 46.
[Manufacturing Method]
A method of manufacturing the nonvolatile semiconductor memory device according to the second embodiment will be described below with reference to
First, the processes in
Then, as shown in
More specifically, a dilute hydrofluoric acid treatment is performed first to remove a native oxide film (not shown) sticking to the surface. With the dilute hydrofluoric acid treatment, a silicon oxide film 150 is partially removed to expose, through gaps 52, a sacrifice member 47 that fills a slit 46. That is, the dilute hydrofluoric acid treatment is adjusted to remove the silicon oxide film 150 in the gaps 52.
After that, the block insulating film 53 including a silicon nitride film 53a, a silicon oxide film 53b, a silicon nitride film 53c, and a silicon oxide film 53d is formed on the inner surfaces of through holes 49 by, for example, ALD.
The block insulating film 53 is also formed on the inner surfaces of the gaps 52 through the through holes 49. That is, the multilayered structure of the silicon nitride film 53a, the silicon oxide film 53b, the silicon nitride film 53c, and the silicon oxide film 53d is also formed on the surfaces of control gates CG and the surfaces of the sacrifice member 47 in the gaps 52. Inter-electrode insulating films 53′ integrated with the block insulating film 53 are thus buried in the gaps 52.
At this time, since the sacrifice member 47 is exposed through the gaps 52, the inter-electrode insulating films 53′ (silicon nitride film 53′a) is in direct contact with the sacrifice member 47 made of a silicon nitride film.
Next, the charge storage layer 54 made of a silicon nitride film is formed on the surface of the block insulating film 53 (and the inter-electrode insulating films 53′) in the through holes 49. After that, the tunnel insulating film 55 made of a silicon oxide film is formed on the surface of the charge storage layer 54 in the through holes 49. In this way, the memory film 56 including the block insulating film 53, the charge storage layer 54, and the tunnel insulating film 55 is formed.
Polysilicon containing an impurity, for example, phosphorus is buried on the surface of the memory film 56 in the through holes 49. The columnar portions of a U-shaped silicon pillar SP are thus formed in the through holes 49.
The same structure is formed on the inner surface of a connection hole 50 as well at the same time as the above-described process. That is, the block insulating film 53, the charge storage layer 54, the tunnel insulating film 55, and polysilicon (silicon pillar SP) are sequentially formed on the surface of a silicon oxide film 41 and the surface of a back gate BG in the connection hole 50 as well.
As shown in
Next, wet etching is performed through the opening portion 57. The sacrifice member 47 in the slit 46 is thus removed. As a result, the silicon oxide films 150 are exposed in the layers corresponding to the control gates CG in the slit 46.
At this time, the silicon nitride film 53′a made of the same material as that of the sacrifice member 47 is also partially removed and divided on the surface in the slit 46. The silicon oxide film 53′b formed on the inner surface of the silicon nitride film 53′a is thus exposed in the slit 46. Note that the silicon nitride film 53′a is preferably removed not to retreat from the surfaces of the control gates CG.
As shown in
At this time, the silicon oxide film 53′b is also partially removed and divided on the surface in the slit 46. The silicon nitride film 53′c formed on the inner side of the silicon nitride film 53′a is thus exposed in the slit 46. In addition, on the surface of each inter-electrode insulating film 53′ in the slit 46, steps (unevenness) are formed at the interfaces between the films adjacent in the stacking direction. Note that the silicon oxide film 53′b is preferably removed not to retreat into the through holes 49.
As shown in
As shown in
[Effects]
According to the second embodiment, the same effects as in the first embodiment can be obtained.
Additionally, in the second embodiment, on the surface (end face) of each inter-electrode insulating film 53′ in the slit 46, unevenness (steps) is provided at the interfaces between the films adjacent in the stacking direction. This increases the surface area of each inter-electrode insulating film 53′ exposed in the slit 46 between two control gates CG adjacent in the stacking direction as compared to the first embodiment. As a result, when forming the silicide layers 58 on the surfaces of the control gates CG in the slit 46, it is possible to more effectively prevent shorts by bridging between the control gates CG and leakage currents between the control gates CG.
<Third Embodiment>
A nonvolatile semiconductor memory device according to the third embodiment will be described with reference to
Note that in the third embodiment, a description of the same points as in the above-described first embodiment will be omitted, and different points will mainly be explained.
[Structure]
The structure of the nonvolatile semiconductor memory device according to the third embodiment will be described below with reference to
a) is a sectional view of the nonvolatile semiconductor memory device according to the third embodiment taken along the column direction.
As shown in
More specifically, the interfaces between the inter-electrode insulating films 53′ and an insulating member 59 project into a slit 46 more than at least the interfaces between the control gates CG and silicide layers 58, as in the first embodiment.
In this embodiment, the second portion D (the portion sandwiched between the silicide layer 58 and the insulating member 59 in the stacking direction) of the inter-electrode insulating film 53′ projecting into the slit 46 is formed to be larger in the stacking direction than the first portion C of the inter-electrode insulating film 53′ sandwiched between the two control gates CG adjacent in the stacking direction. For this reason, parts (mainly corner portions) of the surfaces of control gates CG in the slit 46 are covered by the second portions D of the inter-electrode insulating films 53′.
[Manufacturing Method]
A method of manufacturing the nonvolatile semiconductor memory device according to the third embodiment will be described below with reference to
First, the processes in
Then, as shown in
More specifically, a dilute hydrofluoric acid treatment is performed first to remove a native oxide film (not shown) sticking to the surface. The dilute hydrofluoric acid treatment is performed not to expose, through gaps 52, a sacrifice member 47 that fills a slit 46. Simultaneously, a silicon oxide film 150 is also etched in the stacking direction through the gaps 52. That is, the silicon oxide films 150 between the sacrifice member 47 and the corner portions (the end portions in the stacking direction) of control gates CG are also removed.
Hence, the size of each gap 52 is larger between the silicon oxide films 150 than between the control gates CG in the stacking direction. Note that the dilute hydrofluoric acid treatment is adjusted to leave the silicon oxide film 150 located between the sacrifice member 47 and the central portion of each control gate CG in the stacking direction. That is, the dilute hydrofluoric acid treatment is adjusted not to completely remove the silicon oxide film 150.
After that, the block insulating film 53 including a silicon nitride film 53a, a silicon oxide film 53b, a silicon nitride film 53c, and a silicon oxide film 53d is formed on the inner surfaces of through holes 49 by, for example, ALD.
The block insulating film 53 is also formed on the inner surfaces of the gaps 52 through the through holes 49. That is, the multilayered structure of the silicon nitride film 53a, the silicon oxide film 53b, the silicon nitride film 53c, and the silicon oxide film 53d is also formed on the surfaces of the control gates CG and the surfaces of the sacrifice member 47 in the gaps 52. Inter-electrode insulating films 53′ integrated with the block insulating film 53 are thus buried in the gaps 52.
At this time, since the size of each gap 52 is larger between the silicon oxide films 150 than between the control gates CG in the stacking direction, each inter-electrode insulating film 53′ is formed to have the first portion between the control gates CG and the larger second portion between the silicon oxide films 150.
Next, the charge storage layer 54 made of a silicon nitride film is formed on the surface of the block insulating film 53 (and the inter-electrode insulating films 53′) in the through holes 49. After that, the tunnel insulating film 55 made of a silicon oxide film is formed on the surface of the charge storage layer 54 in the through holes 49. In this way, the memory film 56 including the block insulating film 53, the charge storage layer 54, and the tunnel insulating film 55 is formed.
Polysilicon containing an impurity, for example, phosphorus is buried on the surface of the memory film 56 in the through holes 49. The columnar portions of a U-shaped silicon pillar SP are thus formed in the through holes 49.
The same structure is formed on the inner surface of a connection hole 50 as well at the same time as the above-described process. That is, the block insulating film 53, the charge storage layer 54, the tunnel insulating film 55, and polysilicon (silicon pillar SP) are sequentially formed on the surface of a silicon oxide film 41 and the surface of a back gate BG in the connection hole 50 as well.
As shown in
Next, wet etching is performed through the opening portion 57. The sacrifice member 47 in the slit 46 is thus removed. As a result, the side surfaces of the silicon oxide films 150 are exposed in the layers corresponding to the control gates CG in the slit 46. At this time, the dilute hydrofluoric acid treatment is adjusted not to remove a silicon nitride film 53′a that is the uppermost surface layer of the inter-electrode insulating film 53′. In other words, the silicon nitride film 53′a is removed not to retreat from the surface of the silicon oxide film 150 in the slit 46.
As shown in
As shown in
As shown in
[Effects]
According to the third embodiment, the same effects as in the first embodiment can be obtained.
Additionally, in the third embodiment, each inter-electrode insulating film 53′ is formed such that the size in the stacking direction is larger in the second portion D projecting into the slit 46 than in the first portion C between the control gates CG. This increases the surface area of each inter-electrode insulating film 53′ exposed in the slit 46 between two control gates CG adjacent in the stacking direction as compared to the first embodiment. As a result, when forming the silicide layers 58 on the surfaces of the control gates CG in the slit 46, it is possible to more effectively prevent shorts by bridging between the control gates CG and leakage currents between the control gates CG.
<Fourth Embodiment>
A nonvolatile semiconductor memory device according to the fourth embodiment will be described with reference to
Note that in the fourth embodiment, a description of the same points as in the above-described embodiments will be omitted, and different points will mainly be explained.
[Structure]
The structure of the nonvolatile semiconductor memory device according to the fourth embodiment will be described below with reference to
a) is a sectional view of the nonvolatile semiconductor memory device according to the fourth embodiment taken along the column direction.
As shown in
In this embodiment, the size in the stacking direction is larger in a second portion D of each inter-electrode insulating film 53′ projecting into the slit 46 than in a first portion C sandwiched the control gates CG, as in the third embodiment.
Additionally, as in the second embodiment, the surfaces (the surfaces on the second portion side) of the silicon nitride film 53′a that is the uppermost surface of each gap 52 and the silicon oxide film 53′b in contact on the inner surface side in the slit 46 are divided. Furthermore, on the surface of each inter-electrode insulating film 53′ in the slit 46, steps are provided at the interfaces between the films adjacent in the stacking direction.
Note that the surfaces of the inter-electrode insulating films 53′ need not project into the slit 46 more than the interfaces between the control gates CG and silicide layers 58.
[Manufacturing Method]
A method of manufacturing the nonvolatile semiconductor memory device according to the fourth embodiment will be described below with reference to
First, the processes in
Then, as shown in
More specifically, a dilute hydrofluoric acid treatment is performed first to remove a native oxide film (not shown) sticking to the surface. With the dilute hydrofluoric acid treatment, a silicon oxide film 150 is partially removed to expose, through gaps 52, a sacrifice member 47 that fills a slit 46. Simultaneously, the silicon oxide film 150 is also etched in the stacking direction through the gaps 52. That is, the silicon oxide films 150 between the sacrifice member 47 and the corner portions (the end portions in the stacking direction) of control gates CG are also removed.
Hence, the size of each gap 52 is larger between the silicon oxide films 150 than between the control gates CG in the stacking direction. Note that the dilute hydrofluoric acid treatment is adjusted to leave the silicon oxide film 150 located between the sacrifice member 47 and the central portion of each control gate CG in the stacking direction.
After that, the block insulating film 53 including a silicon nitride film 53a, a silicon oxide film 53b, a silicon nitride film 53c, and a silicon oxide film 53d is formed on the inner surfaces of through holes 49 by, for example, ALD.
The block insulating film 53 is also formed on the inner surfaces of the gaps 52 through the through holes 49. That is, the multilayered structure of the silicon nitride film 53a, the silicon oxide film 53b, the silicon nitride film 53c, and the silicon oxide film 53d is also formed on the surfaces of the control gates CG and the surfaces of the sacrifice member 47 in the gaps 52. Inter-electrode insulating films 53′ integrated with the block insulating film 53 are thus buried in the gaps 52.
At this time, since the size of each gap 52 is larger between the silicon oxide films 150 than between the control gates CG in the stacking direction, each inter-electrode insulating film 53′ is formed to have the first portion between the control gates CG and the larger second portion between the silicon oxide films 150.
Since the sacrifice member 47 is exposed through the gaps 52, the inter-electrode insulating films 53′ (silicon nitride film 53′a) is in direct contact with the sacrifice member 47 made of a silicon nitride film.
Next, the charge storage layer 54 made of a silicon nitride film is formed on the surface of the block insulating film 53 (and the inter-electrode insulating films 53′) in the through holes 49. After that, the tunnel insulating film 55 made of a silicon oxide film is formed on the surface of the charge storage layer 54 in the through holes 49. In this way, the memory film 56 including the block insulating film 53, the charge storage layer 54, and the tunnel insulating film 55 is formed.
Polysilicon containing an impurity, for example, phosphorus is buried on the surface of the memory film 56 in the through holes 49. The columnar portions of a U-shaped silicon pillar SP are thus formed in the through holes 49.
The same structure is formed on the inner surface of a connection hole 50 as well at the same time as the above-described process. That is, the block insulating film 53, the charge storage layer 54, the tunnel insulating film 55, and polysilicon (silicon pillar SP) are sequentially formed on the surface of a silicon oxide film 41 and the surface of a back gate BG in the connection hole 50 as well.
As shown in
Next, wet etching is performed through the opening portion 57. The sacrifice member 47 in the slit 46 is thus removed. As a result, the silicon oxide films 150 are exposed in the layers corresponding to the control gates CG in the slit 46.
At this time, a silicon nitride film 53′a made of the same material as that of the sacrifice member 47 is also partially removed and divided on the surface in the slit 46. A silicon oxide film 53′b formed on the inner surface of the silicon nitride film 53′a is thus exposed in the slit 46. Note that the silicon nitride film 53′a is preferably removed not to retreat from the surfaces of the control gates CG.
As shown in
At this time, the silicon oxide film 53′b is also partially removed and divided on the surface in the slit 46. A silicon nitride film 53′c formed on the inner side of the silicon nitride film 53′a is thus exposed in the slit 46. In addition, on the surface of each inter-electrode insulating film 53′ in the slit 46, steps (unevenness) are formed at the interfaces between the films adjacent in the stacking direction. Note that the silicon oxide film 53′b is preferably removed not to retreat into the through holes 49.
As shown in
As shown in
[Effects]
According to the fourth embodiment, each inter-electrode insulating film 53′ is formed such that the size in the stacking direction is larger in the second portion D projecting into the slit 46 than in the first portion C between the control gates CG. In addition, on the end face (the end face of the second portion D) of each inter-electrode insulating film 53′ in the slit 46, unevenness (steps) is provided at the interfaces between the adjacent films. This increases the surface area of each inter-electrode insulating film 53′ exposed in the slit 46 between two control gates CG adjacent in the stacking direction as compared to the second and third embodiments. As a result, when forming the silicide layers 58 on the side surfaces of the control gates CG in the slit 46, it is possible to more effectively prevent shorts by bridging between the control gates CG and leakage currents between the control gates CG.
<Fifth Embodiment>
A nonvolatile semiconductor memory device according to the fifth embodiment will be described with reference to
Note that in the fifth embodiment, a description of the same points as in the above-described first embodiment will be omitted, and different points will mainly be explained.
[Structure]
The structure of the nonvolatile semiconductor memory device according to the fifth embodiment will be described below with reference to
As shown in
In the fifth embodiment, the back gate BG includes a first conductive layer 40a formed on a semiconductor substrate (not shown), and a second conductive layer 40b formed on the first conductive layer 40a. The first conductive layer 40a and the second conductive layer 40b are made of the same material, for example, phosphorus-doped polysilicon. In the back gate BG, a pipe portion B of a U-shaped silicon pillar SP is provided in the first conductive layer 40a, and columnar portions A of the U-shaped silicon pillar SP are provided in the second conductive layer 40b. Inter-electrode insulating films 53′ are formed on the back gate BG (second conductive layer 40b) without intervening the silicon oxide film 41 shown in
Silicide layers 58 are formed not only the surfaces of the control gates CG in a slit 46 and the surfaces of select gates SG in an opening portion 57 but also on the surface of the back gate BG in the slit 46. In other words, the silicide layer 58 is also formed between the back gate BG and an insulating member 59.
The lowermost inter-electrode insulating films 53′ formed on the back gate BG have almost the same film thickness as that of the inter-electrode insulating films 53′ from the second layer. In other words, the interval between the back gate BG and the lowermost control gates CG is almost the same as the interval between two adjacent control gates CG above the lowermost layers.
[Manufacturing Method]
A method of manufacturing the nonvolatile semiconductor memory device according to the fifth embodiment will be described below with reference to
As shown in
As shown in
As shown in
As shown in
A stacked body 45 including the undoped polysilicon layers 42, the doped polysilicon layers 43, and the silicon oxide film 44 is formed in this way.
As shown in
The sidewalls (side surfaces) in the slit 46 are thermally oxidized. That is, the surfaces of the undoped polysilicon layers 42 and the doped polysilicon layers 43 exposed in the slit 46 are thermally oxidized. A silicon oxide film 150 is thus formed on the surfaces of the undoped polysilicon layers 42 and the doped polysilicon layers 43 exposed in the slit 46.
At this time, the surface of the second conductive layer 40b exposed in the slit 46 is also thermally oxidized to form the silicon oxide film 150. The second conductive layer 40b is made of polysilicon doped with an impurity. For this reason, the rate of oxidation of the second conductive layer 40b is lower than that of the undoped polysilicon layers 42 but almost equal to that of the doped polysilicon layers 43. At this time, the thermal oxidation is adjusted not to oxidize the dummy layer 60 located under the second conductive layer 40b. The thermal oxidation is performed so as to leave the second conductive layer 40b between the dummy layer 60 and the silicon oxide film 150.
As shown in
As shown in
As shown in
At the same time, the dummy layer 60 made of undoped polysilicon is also removed. A connection hole 50 that extends in the column direction and connects the lower ends of the pair of through holes 49 in the first conductive layer 40a is thus formed. That is, a U-shaped memory hole 51 including the pair of through holes 49 and the connection hole 50 is formed in the doped polysilicon layer 48, the stacked body 45, the first conductive layer 40a, and the second conductive layer 40b.
As shown in
As shown in
Next, wet etching is performed through the opening portion 57. The sacrifice member 47 in the slit 46 is thus removed. As a result, the silicon oxide film 150 is exposed in the slit 46.
As shown in
As shown in
As shown in
[Effects]
According to the fifth embodiment, the silicide layer 58 is formed on the surface of the back gate BG in the slit 46. This allows to reduce the resistance of the back gate BG and improve the operation.
The lowermost control gates CG are formed on the inter-electrode insulating film 53′ on the back gate BG having the silicide layer 58 formed on its surface. That is, polysilicon layers having the same shape as the control gates CG on the upper side are formed under the lowermost control gates CG at almost the same distance between the control gates CG on the upper side. This allows to equalize the leakage field from the periphery to the lowermost control gates CG with that from the periphery to the remaining control gates CG. It is also possible to equalize the influence of coupling between adjacent cells on the lowermost control gates CG with that on the remaining control gates CG. That is, the lowermost control gates CG and the remaining control gates CG can have the same operation characteristics, thus improving the operation.
Note that in the fifth embodiment, the structure of the first embodiment has been exemplified. However, the fifth embodiment is also applicable to the structures of the second to fourth embodiments.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Number | Date | Country | Kind |
---|---|---|---|
2011-066180 | Mar 2011 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
7539056 | Katsumata et al. | May 2009 | B2 |
7821058 | Kidoh et al. | Oct 2010 | B2 |
7847334 | Katsumata et al. | Dec 2010 | B2 |
7936004 | Kito et al. | May 2011 | B2 |
8372720 | Fukuzumi et al. | Feb 2013 | B2 |
20100207195 | Fukuzumi et al. | Aug 2010 | A1 |
Number | Date | Country |
---|---|---|
2009-146954 | Jul 2009 | JP |
2009-224465 | Oct 2009 | JP |
Number | Date | Country | |
---|---|---|---|
20120241846 A1 | Sep 2012 | US |