This application claims priority to European Application number EP 15 188 790.8, filed on Oct. 7, 2015, the contents of which are herein incorporated by reference in its entirety.
Various embodiments relate to a chip comprising an on-chip signal generator configured to provide, in a test mode, a test pattern signal to a plurality of scan chains formed by a plurality of logic elements. Various embodiments relate to a burn-in oven and a method.
To test an integrated circuit (IC), it is known to subject logic elements of the IC to a stress test. E.g., the chip comprising the IC can be placed in a burn-in oven where environmental conditions can be controlled. E.g., an elevated temperature can be applied.
In reference implementations, an Automated Test Pattern Generation (ATPG) pattern signal which is loaded into the burn-in oven and, fed to IC via scan pins, to the logic elements. The ATPG signal is a pseudorandom test pattern which intends to toggle all or at least a majority of the logic elements between the available states. To facilitate toggling, a test mode can be triggered which effects logical interconnections between the logic elements subject to the test; the logical interconnections enable a series of logic elements to act as a shift register (scan chain) where different clocked states of the ATPG signal iteratively toggle the logic elements of a scan chain. Then, the states of the logic elements of the scan chains may be read out and compared to expected values. Thereby, failure or wear-out of the hardware elements forming the logic elements, e.g., of the transistors, can be detected.
However, such scenarios face certain restrictions and drawbacks. E.g., there may be limited space available in the burn-in oven to store ATPG patterns. On the other hand, it may be required to provide the ATPG signal having a comparably large number of input pins to ensure that almost all or all logic elements are toggled. This requires significant efforts in signal routing which may be complex due to the limited space available.
Therefore, a need exists for advanced techniques of test pattern generation for a test mode. In particular, a need exists for such techniques which enable the test mode with reduced signal routing requirements.
This need is met by the features of the independent claims. The dependent claims define embodiments.
According to an aspect, a chip is provided. The chip comprises an IC. The IC comprises a plurality of logic elements. In a test mode, the plurality of logic elements is configured to form a plurality of scan chains. The chip further comprises an on-chip signal generator connected with the chains. In the test mode, the signal generator is configured to provide a test pattern signal to the plurality of scan chains.
According to an aspect, a burn-in system is provided. The burn-in system comprises a burn-in oven and a receptacle. The receptacle is arranged is configured to releasably mount a chip according to a further aspect. The burn-in system further comprises an IEEE Test Access Port Connector configured to trigger a test mode.
According to an aspect, a method is provided. The method comprises a plurality of logic elements of an IC forming, in a test mode, a plurality of scan chains. The method further comprises an on-chip signal generator providing, in the test mode, a test pattern signal to the plurality of scan chains.
It is to be understood that the features mentioned above and features yet to be explained below can be used not only in the respective combinations indicated, but also in other combinations or in isolation, without departing from the scope of the present disclosure. Features of the above-mentioned aspects and embodiments may be combined with each other in other embodiments.
The foregoing and additional features and effects of the disclosure will become apparent from the following detailed description when read in conjunction with the accompanying drawings, in which like reference numerals refer to like elements.
In the following, embodiments of the disclosure will be described in detail with reference to the accompanying drawings. It is to be understood that the following description of embodiments is not to be taken in a limiting sense. The scope of the disclosure is not intended to be limited by the embodiments described hereinafter or by the drawings, which are taken to be illustrative only.
The drawings are to be regarded as being schematic representations and elements illustrated in the drawings are not necessarily shown to scale. Rather, the various elements are represented such that their function and general purpose become apparent to a person skilled in the art. Any connection or coupling between functional blocks, devices, components, or other physical or functional units shown in the drawings or described herein may also be implemented by an indirect connection or coupling. A coupling between components may also be established over a wireless connection. Functional blocks may be implemented in hardware, firmware, software, or a combination thereof.
Hereinafter, techniques of on-chip test pattern signal generation are explained. These techniques may facilitate on-chip ATPG. These techniques may be applied for burn-in exercises of an IC.
According to embodiments, a chip is provided. The chip comprises an IC. The IC comprises a plurality of logic elements. In a test mode, the plurality of logic elements is configured to form a plurality of scan chains. The chip further comprises an on-chip signal generator connected with the IC. In the test mode, the signal generator is configured to provide a test pattern signal to the plurality of scan chains.
Each one of the plurality of logic elements may be formed by one or more transistors, e.g., implemented in CMOS technology. As such, due to manufacturing spread, etc., some of the transistors may be subject to failure. Hereinafter, techniques are illustrated which enable to identify failing transistors and, thus, failing logic elements in a convenient and yet reliable manner. Techniques are illustrated which enable to test combinational and sequential logic. Connectivity, open, shorts, and resistivity between the logic elements may be tested.
The scan chains may form shift registers. The scan chains may form logical interconnections in-between the various logic elements. In some scenarios, each one of the plurality of logic elements may be part of a single scan chain. Hereinafter, for illustrative purposes, reference is made primarily to the logic elements being implemented by flip flops. However, in various scenarios, respective techniques may be readily applied to different kinds and types of logic elements, e.g., including sequential logic such as flip flops and combinational logic such as gates, multiplexers, etc.
The scan chains may facilitate toggling each one of the plurality of logic elements. E.g., toggling may occur in a clocked manner. For this, a clock signal may be employed. For each cycle, the test pattern signal may indicate a different codeword. The number of codewords of the test pattern signal is sometimes referred to as cycle length. The cycle length may be larger than a length of the codeword. E.g., there may be more than 100.000 cycles, or more than 1.000.000 cycles, or more than 10.000.000 cycles. E.g., the codeword may have a length of less than 10, or less than 100 bit. Each position of the codeword is associated with one of the plurality of scan chains. For each cycle, the current value of the respective position of the codeword is fed to an entry point of the respective scan chain.
The IC may be selected from the group comprising: an analogue transceiver stage; a digital transceiver stage; a Gigabit Passive Optical Network (GPON) IC; a Central Office (CO) IC; a Customer Premises Equipment (CPE) IC; a sensor; a wireless transceiver; etc. The IC may comprise elements selected from the group comprising: a processor; a working memory; a non-volatile memory. The IC may comprise digital, analogue and/or mixed digital-analogue elements. The IC may comprise radio frequency (RF) functionality. In particular, the IC may relate to Internet of Things (IoT) and/or Connected Home applications. The IC may comprise more than 100.000 transistors, preferably more than 1.000.000 transistors. The IC may form a system-on-a-chip (SOC).
The on-chip signal generator may thus be formed on the same die as the IC. There may be routing provided in between the signal generator and the IC. In some scenarios, the signal generator may be provided in the same package as the IC. The signal generator may also be provided in a different package than the IC. The signal generator may be comparably limited in complexity. E.g., the signal generator may comprise less than 100.000 transistors, preferably less than 1.000 transistors, more preferably less than 500 transistors. Thereby, a cost effective implementation of the signal generator becomes possible.
By providing the on-chip signal generator, it is not required to provision external routing of the test pattern signal during the test mode. In scenarios where restricted space is available for external routing, this can facilitate execution of the test mode.
The test mode may enable testing of functionality of the IC prior to placing the IC in service. The specific type of the test mode that can be implemented by the test pattern signal is not germane for the functioning of the signal generator. Various types and kinds of test modes may be employed. In the various scenarios disclosed herein, a specific test mode of relevance is the burn-in test mode.
Connecting the wiring 111 with respective scan control pins of the chip 110 can be time-consuming and cumbersome. The time for setting up the test (test setup time) can be long.
According to various scenarios as disclosed herein, various scenarios enable to greatly reduce the test setup time. Only a comparably smaller number of wiring typically needs to be connected with the chip 110 according to various scenarios disclosed herein.
In various scenarios disclosed herein, it may only be required to connect wiring corresponding to an Institute of Electrical and Electronics Engineers (IEEE) 1149.1 test access port (TAP) connector, as specified by the Joint Test Action Group (JTAG). It may not be required to connect wiring corresponding to an ATPG test signal externally generated.
After setup of the test is completed and when executing the burn-in test, a defined temperature or temperature profile is applied in the interior of the burn-in oven 102 for a test time. During the test time, the various flip flops of the chip 110 are toggled. A failure-rate curve describing the number of finally failing flip flops as a function of operation time can thus be sampled in accelerated time lapse. Weak devices thus tend to finally fail during the test time.
In the scenario of
In the scenario of
The LFSR 220 outputs a test pattern signal 281. Referring to
The codeword 321 comprises an entry for each one of the scan chains 232. Thus, in the scenario of
Again referring to
E.g., the wiring 211 may be connected to the various external pins disclosed herein via a burn-in board 105 comprising one or more sockets for one or more chips, or via a needle card, or via wire bonds or the like. The various external pins may comprise a metallic pad that is accessible from the outside. E.g., the metallic pad may have dimensions of more than 50 μm×50 μm. E.g., the burn-in board 105 may have limited dimensions due to the limited dimensions of the burn-in oven.
The clock signal 271 is also provided to the IC 230. Depending on the test pattern signal 281 and further depending on the clock signal 271, the flip flops 231 toggle through different states. Here, the scan chains 232 may function as shift registers such that a particular state of the flip flops 231 propagates through the scan chains 232 as the clock signal 271 advances. During read-out, the states of the various flip flops 231 can be retrieved. Typically, read-out is not required to take place in the burn-in oven 102.
A decompressor may be provided in the various scenarios as disclosed herein, albeit not specifically mentioned. The decompressor may facilitate the read-out.
The setup signal 271 may trigger the test mode. Once the setup signal 271 indicates that the test mode is triggered, one or more of the following actions may be taken:
E.g., the LFSR 220 may be initialized, e.g., by specifying the seed. The flip flops 231 may be configured to form the scan chains 232. In
By means of the setup signal 271, it becomes possible to selectively operate the IC 230 in the test mode during device testing. Normal operation is not inhibited.
The chip 110 also comprises a further switch 290, e.g., implemented by a multiplexer. The further switch 290 is configured to selectively connect the LFSR 220 with the IC 230. The further switch 290 may be controlled at least by the setup signal 272. In particular, the further switch 290 is configured to connect the LFSR 220 with the IC 230 in the test mode; and to disconnect the LFSR 220 from the IC 230 in a further mode different to the test mode.
E.g., the further switch 290 can be optionally configured to connect a plurality of external scan control pins 214 (for simplicity, in
The external scan control pins 214 may be provided in the various scenarios as disclosed herein, albeit not specifically mentioned.
The external scan control pins 214 facilitate execution of various further tests, beyond the test mode implemented by the LFSR 220.
Typically, to enable testing of various kinds, the scan chains 232 are required to be formed by the flip flops 231. This may be done by setting a “SCAN_ENABLE” port of the IC 230 to ONE.
Next, 902, the IEEE JTAG state machine is brought to state run test/idle; this step is optional and may be particularly relevant in the IEEE JTAG framework.
Then, the LFSR 220 provides the test pattern signal 281, 903. This may be done via the TCK pin of the JTAG TAP. This causes the various flip flops 231 being toggled into different states. This may occur at elevated temperature within the burn-in oven 102. The scan chains 232 function as shift registers. 903 may be executed for a predefined test time to trigger ageing and wear out of the various transistors of the IC 230.
901-903 all contribute to the burn-in test mode 1001.
Then, it is checked whether some of the flip flops 231 failed due to the burn-in test, 904. This may be done by reading out data via the plurality of scan control pins 214, e.g., outside the burn-in oven 102. E.g., in some scenarios the state of the flip flops 231 forming the scan chains 232 after the burn-in test has finished may be read out. I.e., it may be possible to test the impact of the stress test of 903.
If the check 904 passes, the chip 110 may be released for normal operation 1002, 905.
Summarizing, above techniques have been illustrated which enable to reduce the scan setup time. A test pattern signal is not required to be externally fed to a chip, but is rather generated on-chip. A LFSR may be employed for generating the test pattern signal.
Although the disclosure has been shown and described with respect to certain embodiments, equivalents and modifications will occur to others skilled in the art upon the reading and understanding of the specification. The present disclosure includes all such equivalents and modifications and is limited only by the scope of the appended claims.
Number | Date | Country | Kind |
---|---|---|---|
15 188 790.8 | Oct 2015 | EP | regional |