Scan chain arrangements

Industry

CPC
G01R31/318536

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G01Measuring instruments G01RMEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES G01R31/00Arrangements for testing electric properties Arrangements for locating electric faults Arrangements for electrical testing characterised by what is being tested not provided for elsewhere

Current Industry

G01R31/318536Scan chain arrangements

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Test-time optimization with few slow scan pads
- Patent number 12,203,985
- Issue date Jan 21, 2025
- STMICROELECTRONICS INTERNATIONAL N.V.
- Sandeep Jain
- G01 - MEASURING TESTING
Information Patent Grant
Registers
- Patent number 12,158,499
- Issue date Dec 3, 2024
- Nordic Semiconductor ASA
- Matti Samuli Leinonen
- G01 - MEASURING TESTING
Information Patent Grant
TVF transition coverage with self-test and production-test time red...
- Patent number 12,146,911
- Issue date Nov 19, 2024
- STMICROELECTRONICS INTERNATIONAL N.V.
- Venkata Narayanan Srinivasan
- G01 - MEASURING TESTING
Information Patent Grant
Methods and apparatus to implement a boundary scan for shared analo...
- Patent number 12,130,329
- Issue date Oct 29, 2024
- Texas Instruments Incorporated
- Prasanth Viswanathan Pillai
- G01 - MEASURING TESTING
Information Patent Grant
Reconfigurable JTAG architecture for implementation of programmable...
- Patent number 12,123,912
- Issue date Oct 22, 2024
- University of Florida Research Foundation, Incorporated
- Swarup Bhunia
- G01 - MEASURING TESTING
Information Patent Grant
Scan frame based test access mechanisms
- Patent number 12,117,490
- Issue date Oct 15, 2024
- Texas Instruments Incorporated
- Lee D. Whetsel
- G01 - MEASURING TESTING
Information Patent Grant
Scan compression through pin data encoding
- Patent number 12,105,145
- Issue date Oct 1, 2024
- STMICROELECTRONICS INTERNATIONAL N.V.
- Sandeep Jain
- G01 - MEASURING TESTING
Information Patent Grant
Emulation of JTAG/SCAN test interface protocols using SPI communica...
- Patent number 12,092,690
- Issue date Sep 17, 2024
- SILICONCH SYSTEMS PVT LTD
- Rakesh Kumar Polasa
- G01 - MEASURING TESTING
Information Patent Grant
Scan tree construction
- Patent number 12,092,691
- Issue date Sep 17, 2024
- Tsinghua University
- Can Xiang
- G01 - MEASURING TESTING
Information Patent Grant
Methods and apparatus to identify faults in processors
- Patent number 12,085,610
- Issue date Sep 10, 2024
- Texas Instruments Incorporated
- Devanathan Varadarajan
- G01 - MEASURING TESTING
Information Patent Grant
Wrapper cell design and built-in self-test architecture for 3DIC te...
- Patent number 12,066,490
- Issue date Aug 20, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Anshuman Chandra
- G01 - MEASURING TESTING
Information Patent Grant
Scan flip-flops with pre-setting combinational logic
- Patent number 12,066,489
- Issue date Aug 20, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Johnny Chiahao Li
- G01 - MEASURING TESTING
Information Patent Grant
Test access port architecture to facilitate multiple testing modes
- Patent number 12,057,183
- Issue date Aug 6, 2024
- Micron Technology, Inc.
- Michael Richard Spica
- G11 - INFORMATION STORAGE
Information Patent Grant
Integrated test circuit, test assembly and method for testing an in...
- Patent number 12,055,587
- Issue date Aug 6, 2024
- Infineon Technologies AG
- Tobias Kilian
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Decompression circuit, circuit generation method, and IC chip
- Patent number 12,050,248
- Issue date Jul 30, 2024
- Huawei Technologies Co., Ltd.
- Yu Huang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
System of performing boundary scan test on pin through test point a...
- Patent number 12,025,660
- Issue date Jul 2, 2024
- INVENTEC (PUDONG) TECHNOLOGY CORPORATION
- Qiu-Yue Duan
- G01 - MEASURING TESTING
Information Patent Grant
Power-sensitive scan-chain testing
- Patent number 12,025,661
- Issue date Jul 2, 2024
- MARVELL ASIA PTE. LTD.
- Balaji Upputuri
- G01 - MEASURING TESTING
Information Patent Grant
Dynamic security protection in configurable analog signal chains
- Patent number 12,013,436
- Issue date Jun 18, 2024
- Texas Instruments Incorporated
- Veeramanikandan Raju
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for scan chain stitching
- Patent number 12,007,440
- Issue date Jun 11, 2024
- Cadence Design Systems, Inc.
- Puneet Arora
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Flip-flop device and method of operating flip-flop device
- Patent number 11,996,842
- Issue date May 28, 2024
- Taiwan Semiconductor Manufacturing Company Ltd.
- Greg Gruber
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Test circuit and test method
- Patent number 11,988,711
- Issue date May 21, 2024
- Realtek Semiconductor Corporation
- Po-Lin Chen
- G01 - MEASURING TESTING
Information Patent Grant
Single “A” latch with an array of “B” latches
- Patent number 11,961,575
- Issue date Apr 16, 2024
- SambaNova Systems, Inc.
- Thomas A. Ziaja
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Invisible scan architecture for secure testing of digital designs
- Patent number 11,953,548
- Issue date Apr 9, 2024
- University of Florida Research Foundation, Incorporated
- Swarup Bhunia
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Server JTAG component adaptive interconnection system and method
- Patent number 11,953,550
- Issue date Apr 9, 2024
- INSPUR SUZHOU INTELLIGENT TECHNOLOGY CO., LTD
- Yanpo Huang
- G01 - MEASURING TESTING
Information Patent Grant
Test architecture for electronic circuits, corresponding device and...
- Patent number 11,940,492
- Issue date Mar 26, 2024
- STMicroelectronics S.r.l.
- Lorenzo Re Fiorentin
- G01 - MEASURING TESTING
Information Patent Grant
Flexible one-hot decoding logic for clock controls
- Patent number 11,940,493
- Issue date Mar 26, 2024
- NVIDIA Corp.
- Mahmut Yilmaz
- G01 - MEASURING TESTING
Information Patent Grant
Secured scan access for a device including a scan chain
- Patent number 11,927,633
- Issue date Mar 12, 2024
- Texas Instruments Incorporated
- Mudasir Kawoosa
- G01 - MEASURING TESTING
Information Patent Grant
Systems and methods for database scan acceleration
- Patent number 11,927,634
- Issue date Mar 12, 2024
- Samsung Electronics Co., Ltd.
- Andrew Chang
- G01 - MEASURING TESTING
Information Patent Grant
DIMM slot test system without series connection of test board throu...
- Patent number 11,927,632
- Issue date Mar 12, 2024
- INVENTEC (PUDONG) TECHNOLOGY CORPORATION
- Chang-Qing Mu
- G01 - MEASURING TESTING
Information Patent Grant
Compressed scan chain diagnosis by internal chain observation, proc...
- Patent number 11,921,159
- Issue date Mar 5, 2024
- Texas Instruments Incorporated
- Prakash Narayanan
- G01 - MEASURING TESTING

Patents Applicationslast 30 patents

Information Patent Application
SCAN-SHIFT BUFFER ISOLATOR FOR DYNAMIC POWER REDUCTION
- Publication number 20250035703
- Publication date Jan 30, 2025
- STMicroelectronics International N.V.
- Ankur BAL
- G01 - MEASURING TESTING
Information Patent Application
INTEGRATED CIRCUIT WITH MULTIPLEXER FOR TESTING
- Publication number 20250027992
- Publication date Jan 23, 2025
- Samsung Electronics Co., Ltd.
- Seaeun Park
- G01 - MEASURING TESTING
Information Patent Application
TEST-TIME OPTIMIZATION WITH FEW SLOW SCAN PADS
- Publication number 20250027994
- Publication date Jan 23, 2025
- STMicroelectronics International N.V.
- Sandeep JAIN
- G01 - MEASURING TESTING
Information Patent Application
SCAN CHAINS WITH MULTI-BIT CELLS AND METHODS FOR TESTING THE SAME
- Publication number 20250020719
- Publication date Jan 16, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Mohammed Moiz Khan
- G01 - MEASURING TESTING
Information Patent Application
SCAN-TESTABLE ELECTRONIC CIRCUIT AND CORRESPONDING METHOD OF TESTIN...
- Publication number 20240426908
- Publication date Dec 26, 2024
- STMicroelectronics International N.V.
- Andrea Floridia
- G01 - MEASURING TESTING
Information Patent Application
TEST PATTERN GENERATION USING MULTIPLE SCAN ENABLES
- Publication number 20240426907
- Publication date Dec 26, 2024
- STMicroelectronics International N.V.
- Shiv Kumar Vats
- G01 - MEASURING TESTING
Information Patent Application
LOGIC BIST CIRCUIT AND SEMICONDUCTOR DEVICE INCLUDING SAME
- Publication number 20240426909
- Publication date Dec 26, 2024
- SAMSUNG ELECTRONICS CO,. LTD.
- Sangsoon IM
- G01 - MEASURING TESTING
Information Patent Application
INTEGRATED-CIRCUIT CHIP FOR RETENTION CELL TESTING
- Publication number 20240418776
- Publication date Dec 19, 2024
- NORDIC SEMICONDUCTOR ASA
- Ashraf MOHAMMED
- G01 - MEASURING TESTING
Information Patent Application
TVF TRANSITION COVERAGE WITH SELF-TEST AND PRODUCTION-TEST TIME RED...
- Publication number 20240402249
- Publication date Dec 5, 2024
- STMicroelectronics International N.V.
- Venkata Narayanan Srinivasan
- G01 - MEASURING TESTING
Information Patent Application
Scan Chain Analysis Using Predefined Capture Signature
- Publication number 20240393394
- Publication date Nov 28, 2024
- Apple Inc.
- Bo Yang
- G01 - MEASURING TESTING
Information Patent Application
COMPRESSION-BASED SCAN TEST SYSTEM
- Publication number 20240393393
- Publication date Nov 28, 2024
- STMicroelectronics International N.V.
- Sandeep Jain
- G01 - MEASURING TESTING
Information Patent Application
CLUSTERING CLOCK CHAIN DATA FOR TEST-TIME REDUCTION
- Publication number 20240385241
- Publication date Nov 21, 2024
- STMicroelectronics International N.V.
- Sandeep JAIN
- G01 - MEASURING TESTING
Information Patent Application
Wrapper Cell Design and Built-In Self-Test Architecture for 3DIC Te...
- Publication number 20240361385
- Publication date Oct 31, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Anshuman Chandra
- G01 - MEASURING TESTING
Information Patent Application
Scan Flip-Flops With Pre-Setting Combinational Logic
- Publication number 20240361383
- Publication date Oct 31, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Johnny Chiahao Li
- G01 - MEASURING TESTING
Information Patent Application
Segmented Boundary Scan Chain Testing
- Publication number 20240353490
- Publication date Oct 24, 2024
- Ee Mei Ooi
- G01 - MEASURING TESTING
Information Patent Application
METHODS AND APPARATUS TO IDENTIFY FAULTS IN PROCESSORS
- Publication number 20240345160
- Publication date Oct 17, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Devanathan Varadarajan
- G01 - MEASURING TESTING
Information Patent Application
MEMORY TIMING CHARACTERIZATION CIRCUITRY
- Publication number 20240319269
- Publication date Sep 26, 2024
- Intel Corporation
- Amit Agarwal
- G01 - MEASURING TESTING
Information Patent Application
INTEGRATED CIRCUIT COMPRISING A TEST CIRCUIT, RELATED METHOD AND CO...
- Publication number 20240295604
- Publication date Sep 5, 2024
- STMicroelectronics International N.V.
- Gianluca TORTORA
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND APPARATUS TO IMPLEMENT A BOUNDARY SCAN FOR SHARED ANALO...
- Publication number 20240288496
- Publication date Aug 29, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Prasanth Viswanathan Pillai
- G01 - MEASURING TESTING
Information Patent Application
SCAN CHAIN SECURITY CIRCUIT AND DRIVING METHOD THEREOF
- Publication number 20240280633
- Publication date Aug 22, 2024
- UIF (UNIVERSITY INDUSTRY FOUNDATION), YONSEI UNIVERSITY
- Sungho KANG
- G01 - MEASURING TESTING
Information Patent Application
FLIP-FLOP DEVICE AND METHOD OF OPERATING FLIP-FLOP DEVICE
- Publication number 20240275384
- Publication date Aug 15, 2024
- Taiwan Semiconductor Manufacturing company Ltd.
- GREG GRUBER
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SINGLE "A" LATCH WITH AN ARRAY OF "B" LATCHES
- Publication number 20240249791
- Publication date Jul 25, 2024
- SambaNova Systems, Inc.
- Thomas ZIAJA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SECURED SCAN ACCESS FOR A DEVICE INCLUDING A SCAN CHAIN
- Publication number 20240241174
- Publication date Jul 18, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Mudasir KAWOOSA
- G01 - MEASURING TESTING
Information Patent Application
SAVING AND RESTORING SCAN STATES
- Publication number 20240230758
- Publication date Jul 11, 2024
- Atmosic Technologies, Inc.
- Mohsen Shaaban
- G01 - MEASURING TESTING
Information Patent Application
EMULATION OF JTAG/SCAN TEST INTERFACE PROTOCOLS USING SPI COMMUNICA...
- Publication number 20240219464
- Publication date Jul 4, 2024
- SILICONCH SYSTEMS PVT LTD
- Rakesh Kumar POLASA
- G01 - MEASURING TESTING
Information Patent Application
AUTOMATED TEST PATTERN GENERATION FOR TESTING DESIGN REDACTING RECO...
- Publication number 20240201257
- Publication date Jun 20, 2024
- University of Florida Research Foundation, Incorporated
- Greg M. Stitt
- G01 - MEASURING TESTING
Information Patent Application
MULTIPLE ACCESS PORT CIRCUITS
- Publication number 20240183903
- Publication date Jun 6, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Lee D. Whetsel
- G01 - MEASURING TESTING
Information Patent Application
Scan Tree Construction
- Publication number 20240151771
- Publication date May 9, 2024
- TSINGHUA UNIVERSITY
- Can Xiang
- G01 - MEASURING TESTING
Information Patent Application
META-STABILITY-FREE TWO-CLOCK-DOMAIN SYNCHRONOUS LATCH
- Publication number 20240146285
- Publication date May 2, 2024
- VIETTEL GROUP
- Thai Ha Le
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SCAN ARCHITECTURE FOR INTERCONNECT TESTING IN 3D INTEGRATED CIRCUITS
- Publication number 20240133951
- Publication date Apr 25, 2024
- TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Sandeep Kumar GOEL
- G01 - MEASURING TESTING

Scan chain arrangements

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Test-time optimization with few slow scan pads

Registers

TVF transition coverage with self-test and production-test time red...

Methods and apparatus to implement a boundary scan for shared analo...

Reconfigurable JTAG architecture for implementation of programmable...

Scan frame based test access mechanisms

Scan compression through pin data encoding

Emulation of JTAG/SCAN test interface protocols using SPI communica...

Scan tree construction

Methods and apparatus to identify faults in processors

Wrapper cell design and built-in self-test architecture for 3DIC te...

Scan flip-flops with pre-setting combinational logic

Test access port architecture to facilitate multiple testing modes

Integrated test circuit, test assembly and method for testing an in...

Decompression circuit, circuit generation method, and IC chip

System of performing boundary scan test on pin through test point a...

Power-sensitive scan-chain testing

Dynamic security protection in configurable analog signal chains

Systems and methods for scan chain stitching

Flip-flop device and method of operating flip-flop device

Test circuit and test method

Single “A” latch with an array of “B” latches

Invisible scan architecture for secure testing of digital designs

Server JTAG component adaptive interconnection system and method

Test architecture for electronic circuits, corresponding device and...

Flexible one-hot decoding logic for clock controls

Secured scan access for a device including a scan chain

Systems and methods for database scan acceleration

DIMM slot test system without series connection of test board throu...

Compressed scan chain diagnosis by internal chain observation, proc...

Patents Applicationslast 30 patents

SCAN-SHIFT BUFFER ISOLATOR FOR DYNAMIC POWER REDUCTION

INTEGRATED CIRCUIT WITH MULTIPLEXER FOR TESTING

TEST-TIME OPTIMIZATION WITH FEW SLOW SCAN PADS

SCAN CHAINS WITH MULTI-BIT CELLS AND METHODS FOR TESTING THE SAME

SCAN-TESTABLE ELECTRONIC CIRCUIT AND CORRESPONDING METHOD OF TESTIN...

TEST PATTERN GENERATION USING MULTIPLE SCAN ENABLES

LOGIC BIST CIRCUIT AND SEMICONDUCTOR DEVICE INCLUDING SAME

INTEGRATED-CIRCUIT CHIP FOR RETENTION CELL TESTING

TVF TRANSITION COVERAGE WITH SELF-TEST AND PRODUCTION-TEST TIME RED...

Scan Chain Analysis Using Predefined Capture Signature

COMPRESSION-BASED SCAN TEST SYSTEM

CLUSTERING CLOCK CHAIN DATA FOR TEST-TIME REDUCTION

Wrapper Cell Design and Built-In Self-Test Architecture for 3DIC Te...

Scan Flip-Flops With Pre-Setting Combinational Logic

Segmented Boundary Scan Chain Testing

METHODS AND APPARATUS TO IDENTIFY FAULTS IN PROCESSORS

MEMORY TIMING CHARACTERIZATION CIRCUITRY

INTEGRATED CIRCUIT COMPRISING A TEST CIRCUIT, RELATED METHOD AND CO...

METHODS AND APPARATUS TO IMPLEMENT A BOUNDARY SCAN FOR SHARED ANALO...

SCAN CHAIN SECURITY CIRCUIT AND DRIVING METHOD THEREOF

FLIP-FLOP DEVICE AND METHOD OF OPERATING FLIP-FLOP DEVICE

SINGLE "A" LATCH WITH AN ARRAY OF "B" LATCHES

SECURED SCAN ACCESS FOR A DEVICE INCLUDING A SCAN CHAIN

SAVING AND RESTORING SCAN STATES

EMULATION OF JTAG/SCAN TEST INTERFACE PROTOCOLS USING SPI COMMUNICA...

AUTOMATED TEST PATTERN GENERATION FOR TESTING DESIGN REDACTING RECO...

MULTIPLE ACCESS PORT CIRCUITS

Scan Tree Construction

META-STABILITY-FREE TWO-CLOCK-DOMAIN SYNCHRONOUS LATCH

SCAN ARCHITECTURE FOR INTERCONNECT TESTING IN 3D INTEGRATED CIRCUITS