The disclosure generally relates to devices and assemblies for patch panel systems. More particularly, this disclosure relates to a patch panel with access modules.
Patch panels are used to provide an interconnection between network elements. Patch panels typically include interconnecting circuitry positioned on or within a housing or other panel structure for connecting two telecommunications cables. Conventional interconnecting circuitry includes jacks and other cable interface structures which are electrically connected in order to electrically connect the telecommunications cables.
In general, improvement has been sought with respect to such systems and arrangements to provide additional functionality and usability.
One aspect of the present disclosure relates to a patch panel including a back plane having a front major surface and a back major surface facing in an opposite direction. A plurality of pairs of termination locations are mounted to the back plane. Each termination location includes a patch cord access device including electrical contacts connected to the back plane for electrically connecting to conductors in the patch cord. A plurality of interconnect locations mounted to the back plane provide access to the termination locations.
Each interconnect location preferably defines a card edge socket with normally connected contact pairs connected to the back plane. Circuitry on the back plane connects each pair of termination locations to one of the interconnect locations.
Under normal conditions, the patch panel electrically connects two telecommunications cables connected at the termination locations. The interconnect location allows selective access to the termination locations.
In one preferred embodiment, an interconnect module defines an edge contact sized for receipt in one of the card edge sockets of the interconnect locations. The interconnect module adds functionality to the circuit, such as test access, power over Ethernet, or circuit protection features.
Referring now to
Patch panel 10 includes a plurality of patching circuits 22a. Alternatively, patching circuits 22a can be referred to as ports 22a. In the illustrated embodiment, 24 patching circuits 22a are provided. Other numbers of circuits can be provided as desired.
Patch panel 10 includes a back plane 24 having a front major surface 26 and an opposite facing back major surface 28. As will be described below, circuitry 30 including tracings 32 (
Patch panel 10 can be powerless and without external control features. In some preferred embodiments, power modules 34 can be provided to introduce power into patch panel 10, such as for power over Ethernet functions. The power modules 34 (two are shown in
Patch panel 10 includes pairs of connectors 40, also referred to as termination locations 40, for connecting to patch cords. Each connector 40 includes a patch cord access including electrical contacts for electrically connecting to back plane 24. Further, the patch cord access electrically connects to conductors in the patch cord. As will be described in greater detail, connectors 40 can include RJ45 connectors 42 or insulation displacement connectors (IDC's) 46 (see
Circuitry 30 on back plane 24 connects to the pairs of connectors 40. Circuitry 30 also connects to an interconnect location 48 associated with each patching circuit 22a and the other patching circuits described herein. Interconnect location 48 defines a selective access location for accessing the electrical connections between the pairs of connectors 40. Interconnect location 48 in the preferred embodiment includes a plurality of normally connected or closed contact pairs connected to the back plane. The normally connected contact pairs can be interrupted by the introduction of an interconnect module 56. Preferably, the contact pairs are make before break contact pairs.
Other contact pairs in interconnect location 48 can be normally open. Such contacts can be dedicated power contacts or control signal contacts.
In one preferred embodiment, interconnect location 48 defines a card edge socket (
Referring now to
Referring now to
Referring now to
Referring now
Referring now to
Referring now to
Referring now to
Referring back to
Patch panel 10 can be implemented as a patch through panel with access. The modules 56 can be added in the signal paths without disrupting signal service. If power and control functions are needed later, the modules can be added to back major surface 28 of back plane 24, with appropriately configured circuitry on back plane 24 to allow the power and control connections.
Referring now to
Referring now to
Referring now to
Panel constructions 260, 262 and 360, 362 are similarly arranged. Panel constructions 262, 362 are positioned adjacent to a rear side of back planes 224, 324, respectively. Rear panel constructions 262, 362 support insulation displacement connectors 246, 346 during the punch down operations to connect them to the individual wires of the patch cords.
Referring now to
Referring now to
Patch panel 500 includes a panel construction 560 including brackets 562 for mounting to a rack or frame. A front panel portion 564 and a rear panel portion 566 enclose back plane 524. Front panel portion includes openings 570, 572 for the RJ45 jacks 542. Front panel portion 564 further includes openings 574 for interconnect locations 548.
As shown in
Module 556 preferably includes a latch or lock 584 in some implementations. Latch 584 helps assist module 556 from being removed from the interconnect location 548 until the desired time. Such a latch may be particularly useful for modules 556 incorporating surge protection. With latch 584, module 556 cannot inadvertently become loosened or fall out of interconnect location 548. Latch 584 engages a notch 586 in front panel portion 564. In the illustrated embodiment, latch 584 includes a flexible tab 590 including a catch 592 for engaging one of notches 586. In the illustrated embodiment, a release button 594 is engaged by the user to move tab 590 thereby removing catch 592 from notch 586, and allowing removal of module 556 from the interconnect location 548. In the illustrated embodiment, two latches 584 are provided on opposite sides of module 556, one latch 584 engageable with each notch 586.
Referring now to
A panel construction 660 encloses back plane 624 and allows for access to front and rear RJ45 jacks 642, 644 and interconnect locations 648. Panel construction 660 includes brackets 662 for mounting to a rack or frame. A front panel portion 664 includes openings 670 for front RJ45 jacks 642 and for interconnect locations 648. Rear panel portion 666 defines openings 672 for rear RJ45 jacks 644.
Modules 656 shown in
As noted above with the various embodiments for the patch panels, a variety of termination locations can be provided including RJ45 jacks, and insulation displacement connectors (IDC). Other patch cable connections are anticipated, such as RJ21. Furthermore, with respect to interconnect locations which allow selective access to the termination locations, a variety of connection interfaces are anticipated. Also, in the various embodiments noted above, the termination locations can be positioned entirely on one side of the panel, or on both sides. In further embodiments, the termination locations can both be positioned on an opposite side of the panel relative to the interconnect locations, as desired. With respect to latching or locking arrangements between the interconnect modules and the interconnect locations, a variety of latches, locks and fasteners are anticipated for more securely holding the modules to the panels.
The above specification, examples and data provide a complete description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention resides in the claims hereinafter appended.
This application is a divisional of application Ser. No. 10/871,698, filed Jun. 18, 2004 now U.S. Pat. No. 7,200,929, which is a continuation-in-part of application Ser. No. 10/814,107, filed Mar. 31, 2004 now U.S. Pat. No. 7,362,590, which applications are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
4829564 | Jarvis | May 1989 | A |
4840568 | Burroughs et al. | Jun 1989 | A |
5030123 | Silver | Jul 1991 | A |
5199878 | Dewey et al. | Apr 1993 | A |
5214673 | Morgenstern et al. | May 1993 | A |
5286215 | Dewey et al. | Feb 1994 | A |
5393249 | Morgenstern et al. | Feb 1995 | A |
5467062 | Burroughs | Nov 1995 | A |
5546282 | Hill et al. | Aug 1996 | A |
5575665 | Shramawick et al. | Nov 1996 | A |
5685741 | Dewey et al. | Nov 1997 | A |
6053764 | Curry et al. | Apr 2000 | A |
6068503 | Gerke et al. | May 2000 | A |
6116961 | Henneberger et al. | Sep 2000 | A |
6144561 | Cannella et al. | Nov 2000 | A |
RE37125 | Carlson et al. | Apr 2001 | E |
6223909 | Mendoza | May 2001 | B1 |
6302699 | Conorich et al. | Oct 2001 | B1 |
6504726 | Grabinger et al. | Jan 2003 | B1 |
6511330 | Norris | Jan 2003 | B1 |
6535602 | Jennison | Mar 2003 | B1 |
6537106 | Follingstad | Mar 2003 | B1 |
6554652 | Musolf et al. | Apr 2003 | B1 |
6587354 | Kutsch et al. | Jul 2003 | B1 |
6589062 | Ogren et al. | Jul 2003 | B1 |
6608764 | Clark et al. | Aug 2003 | B2 |
6623278 | Follingstad et al. | Sep 2003 | B2 |
6716054 | Denovich et al. | Apr 2004 | B1 |
6826280 | Sajadi et al. | Nov 2004 | B1 |
6992257 | Follingstad et al. | Jan 2006 | B2 |
7136290 | Wise | Nov 2006 | B1 |
20020119681 | Follingstad et al. | Aug 2002 | A1 |
20030064611 | Musolf et al. | Apr 2003 | A1 |
Number | Date | Country |
---|---|---|
WO 0239756 | May 2002 | WO |
Number | Date | Country | |
---|---|---|---|
20070163801 A1 | Jul 2007 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10871698 | Jun 2004 | US |
Child | 11725060 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10814107 | Mar 2004 | US |
Child | 10871698 | US |