The present invention relates to the calibration of communication channel parameters in systems, including mesochronous systems, in which two (or more) components communicate via an interconnection link; and to the calibration needed to account for drift of conditions related to such parameters during operation of the communication channels.
In mesochronous communication channels, typically a reference clock provides frequency and phase information to the two components at either end of the link. A transmitter on one component and a receiver on another component each connect to the link. The transmitter and receiver operate in different clock domains, which have an arbitrary (but fixed) phase relationship to the reference clock. The phase relationship between transmitter and receiver is chosen so that the propagation delay seen by a signal wavefront passing from the transmitter to the receiver will not contribute to the timing budget for signaling rate. Instead, the signaling rate is determined primarily by the drive window of the transmitter and the sample window of the receiver. The signaling rate will also be affected by a variety of second order effects. This system is clocked in a mesochronous fashion, with the components locked to specific phases relative to the reference clock, and with the drive timing point and sample timing point of each link fixed to the phase values that maximize the signaling rate.
These fixed phase values may be determined in a number of ways. A sideband link may accompany a data link (or links), permitting phase information to be passed between transmitter and receiver. Alternatively, an initialization process may be invoked when the system is first given power, and the proper phase values determined by setting a transmitter drive timing point, and executing a calibration sequence that includes passing a calibration pattern or calibration patterns across the actual link to the receiver, and adjusting the receiver sample timing point until the data is successfully sampled at the receiver. Once the drive timing point and sample timing point of each link have been fixed, the system is permitted to start normal operations. The calibration sequences used to establish proper phase values on initialization are designed to provide reliable results over a wide variety of environmental conditions, and a wide variety of operating conditions on the communication link. To provide reliable results, the calibration sequences pass a calibration pattern or calibration patterns that include lots of data and take quite a long time.
The calibration sequences use patterns with long or numerous codes designed to find the worst-case leading edge and the worst-case trailing edge of a passing region for a parameter subject of the calibration, such as drive timing points and sample timing points discussed above. The edge values are a function of many system parameters including for example silicon processing variations, and packaging parameters such as crosstalk, terminal resistance accuracy, system board impedance, module impedance, trace lengths, connector locations, and so on. In addition to the uncertainty of these variables, the patterns necessary to create worst-case inter-symbol interference or resonance can be very long, and are difficult to predict. In order to deal with the uncertainty of which patterns will generate the leading or trailing edge of the worst-case passing region, many systems use a brute force approach to calibration sequences, using sequences with very long calibration patterns. For example, one brute force approach is based on the use of a pseudorandom bit sequence PRBS, which consists of a long, fairly random pattern, to attempt to determine the passing region. Other systems utilize many initialization patterns that are hundreds of bits long to present the worst-case pattern for a given configuration, and attempt to cover all possible conditions.
The use of long, complex patterns is generally adequate if the calibration sequence is run infrequently. For example, if the algorithm is run only during an initial system bring up, the length of the calibration pattern is not generally critical. However, during normal operation, system conditions will change. Ambient temperature, component temperature, supply voltages, and reference voltages will drift from their initial values. Also, spread spectrum clock systems intentionally shift the clock frequency to meet emission standards. As the conditions drift, the optimal timing points of the transmitter and receiver and other parameters will change.
Although the calibration sequences can be run periodically to adjust for drift, the length and complexity of the patterns and the algorithms used in the sequences interfere with mission-critical operations of the system. Primarily, the long calibration sequences with patterns having long or numerous codes require storage, access to the input/output circuits and interconnect, and processing resources in order to complete a calibration sequence. During this recalibration time, the system is unavailable to the application. This creates at least two significant problems. First, performance is reduced, in general. Second, many applications can tolerate only minimum latency addition without under or over running their streaming data.
It is desirable to provide techniques to compensate for the condition drift, and provide improvements in system and component design to permit these techniques to be utilized.
The present invention takes advantage of a discovery that long-term drift in timing, voltage or other parameters of a communication channel caused for example by temperature change, can be largely independent of the calibration pattern utilized to compute the operation value of the parameter. In other words, drift in a particular parameter can be tracked without using patterns based on long and/or numerous codes required for determining an optimal operation value for the parameter. Rather, a simpler calibration sequence can be applied to track drift of the particular parameter during operation of the device. The simpler calibration sequence used to track drift of the parameter utilizes less of the resources of the communication channel (that is, it occupies the link, transmitter and receiver for less time) than the more exhaustive initial calibration sequence. Changes in the parameter based on computations that arise from the use of a simpler calibration sequence are used to adjust the operation value that was created using the more exhaustive initial sequence. Herein, the operation value is the value, or a function of the value, of the parameter usually used during normal operation of the communication channel.
Accordingly, the present invention provides a system and method for calibrating an operation value for a parameter of a communication channel, which allows for optimizing the operation value of the parameter, while efficiently accounting for drift of properties of the channel. A method for calibrating a communication channel, including a first component having a transmitter, a second component having a receiver, and a communication link coupling the first and second components, the communication channel having a parameter with an operation value determined by calibration, comprises establishing an operation value for a parameter of the communication channel; executing a drift calibration sequence, from time to time, to determine a drift value for the parameter of the communication channel, wherein drift calibration sequence comprises an algorithm different than used to establish the operation value; and updating the operation value in response to the drift value. In embodiments of the invention, the operation value is established by executing a first calibration sequence to set the operation value of the parameter of the communication channel, and wherein the drift calibration sequence utilizes less resources of the communication channel than the first calibration sequence. The first calibration sequence is executed, such as upon initialization of a system, to establish the operation value, which utilizes an algorithm that the designer intends to be exhaustive so that a suitable operation value can be determined for most conditions in which the system is designed to operate. A second calibration sequence is executed to determine a drift value in the parameter, and to update the operation value in response to the drift value. The second calibration sequence is executed from time to time during normal operation of the communication channel, and utilizes less resources of the communication channel than does the first calibration sequence. In one embodiment, the first calibration sequence for measurement of the operation value utilizes a long calibration pattern, such a data set including a code or codes which includes more than 200 bits, a code greater than 30 bytes, and a code based on a pseudorandom bit sequence having a length of 2N−1 bits, where N is equal to or greater than 7. The second calibration sequence utilizes a short calibration pattern, such as a fixed code less than 130 bits, such as less than or equal to 16 bytes, and for example as short as 2 bytes long. Thus in embodiments of the invention, the first calibration sequence utilizes many relatively short codes, or combinations of relatively short and longer codes, while the second calibration sequence uses one short code, or a few short codes where the total number of bits used in the second sequence is substantially less than the total number of bits used in the first sequence.
A calibration sequence, in some embodiments, includes a plurality of calibration cycles. The calibration cycles include de-coupling, logically using software or physically using switches, the normal signal source from the transmitter and supplying a calibration pattern in its place. The calibration pattern is transmitted on the link using the transmitter on the first component. After transmitting the calibration pattern, the normal signal source is re-coupled to the transmitter. The calibration pattern is received from the communication link using the receiver on the second component. The received calibration pattern is analyzed, by comparing it to an expected calibration pattern. The comparison indicates a number of errors in the received calibration pattern, which are used to indicate whether the value of the parameter used during the calibration sequence allows successful operation of the communication channel. A calibrated value of a parameter, or drift of a previously established parameter, of the communication channel is determined in response to the analysis of the received calibration pattern or patterns.
Some embodiments of the invention comprise a calibration method, based on the first and second calibration sequences as discussed above, wherein said second calibration sequence includes
In some embodiments of the invention, the second calibration sequence measures only one of the first and second edge values, or other value related to the operation value, and determines the drift for the parameter in response to a function of the one measured value.
Methods according to some embodiments of the invention comprise
Other aspects and advantages of the present invention can be seen on review of the drawings, the detailed description and the claims, which follow.
A detailed description of embodiments of the present invention is provided with reference to the Figures.
Transmitter and Receiver Timing Parameters
The transmitter circuit 13 will begin driving a bit (labeled “a”) no later than a time tQ,MAX after a rising edge 30 of CLKT, and will continue to drive it until at least a time tV,MIN after the next rising edge 31. tQ,MAX and tV,MIN are the primary timing parameters of the transmitter circuit 13. These two values are specified across the full range of operating conditions and processing conditions of the communication channel. As a result, tQ,MAX will be larger than tV,MIN, and the difference will represent the dead time or dead band 32 of the transmitter circuit 13. The transmitter dead band 32 (tDEAD,T) is the portion of the bit timing window (also called bit time or bit window) that is consumed by the transmitter circuit 13:
tDEAD,T=tQ,MAX−tV,MIN
The edges of the timing window around transition 31 can be defined by:
t−1+tQ,MAX, and
t+tV,MIN,
where t−1 is transition 30 one clock cycle earlier than the transition 31, and t is the transition 31.
The receiver circuit 15 will begin sampling a bit (labeled “a”) no earlier than a time tS,MIN before a rising edge 35 (or 36) of CLKR, and will continue to sample until no later than a time tH,MIN after the rising edge 35. tS,MIN and tH,MIN are the primary timing parameters of the receiver circuit. These two values are specified across the full range of operating conditions and processing conditions of the circuit. The sum of tS,MIN and tH,MIN will represent the dead time or dead band 37, 38 of the receiver. The receiver dead band 37, 38 (tDEAD,R) is the portion of the bit timing window (also called bit time or bit window) that is consumed by the receiver circuit:
tDEAD,R=tS,MIN+tH,MIN
The edges of the timing window around transition 35 can be defined by:
t−tS,MIN, and
t+tH,MIN,
where t is transition 35.
In this example, the bit timing window is one tCYCLE minus the tDEAD,T and tDEAD,R values, each of which is about ⅓ of one tCYCLE in this example. The remaining ⅓ tCYCLE would account for other uncertainty. Such uncertainty could include, for example, variation in the placement of the rising edges of CLKT and CLKR. In some systems, this variation might be specified as part of the tDEAD,T and tDEAD,R definition. Other uncertainty could include variation in the propagation delay across the interconnection medium.
Unidirectional Link Alternatives
The transmitter component includes a block 105 labeled “pattern”, which can consist of pattern storage, pattern generation circuitry or both, and which is used as a source of transmit calibration patterns for the first and second calibration sequences used according to the present invention. The first calibration sequence in other embodiments is provided by host software across the “normal” data path, while the second calibration sequence is provided by a “pattern” block in the transmitter, and vice versa. Generally, the pattern source can be the same or different, for the first exhaustive calibration sequence and second drift calibration sequence.
In the embodiment shown, a multiplexer block 106 labeled “mux,” implemented for example using a logical layer or physical layer switch, enables the transmit calibration pattern set to be driven onto the link by the transmitter circuit. The transmitter drive point can be adjusted by the block 107 labeled “adjust”. A sideband communication channel 113 is shown coupled between the component 101 and the component 100, by which the results of analysis of received calibration patterns at the component 101 are supplied to the adjust block 107 of the component 100.
The receiver component 101 includes a block 108 labeled “pattern”, which can consist of host software, pattern storage or pattern generation circuitry, and which is used as a source of expected patterns. A block 109 labeled “compare” enables the received pattern set to be compared to the expected pattern set, analyzes the result and causes an adjustment to be made to either the transmitter or receiver. The receiver sample point can be adjusted by the block 112 labeled “adjust”.
In general, periodic timing calibration can be performed on all three examples, since timing variations due to condition drift can be compensated at either the transmitter end or the receiver end. In practice, it is cheaper to put the adjustment circuitry at only one end of the link, and not at both ends, so systems of
The function of the drift in the edge value measured using the short calibration pattern, and the drift in the operation value using the long calibration pattern in the examples of
Accordingly, the operation value of the parameter can be established, such as by using an exhaustive calibration routine based on long calibration patterns, during startup or initialization of the system. Adjustments in the operation value due to drift, however, can be made based upon shorter calibration sequences adapted to determine a drift value, such as those based on short calibration patterns. The shorter drift calibration sequences can be executed from time to time, such as on a set periodic basis, when signaled by an external monitor of the conditions of operation, or at times depending on other conditions of use of the communication channel, without utilizing as much of the resources of the communication channel as are needed for the more exhaustive calibration routine utilized less frequently, such as only during startup.
Calibration Steps for Transmitter for Unidirectional Link
The first calibration sequence in one embodiment is an iteration just like that discussed above with respect to steps 301-310, with the exception that the calibration pattern for the first cycle is a long pattern, and the calibration pattern for the second calibration sequence is a short pattern. For example, a pseudorandom bit sequence having a length 2N−1, with N equal to 7 or N equal to 15, can be used as the long calibration pattern for the first calibration sequence. In another example, the long calibration pattern is a set of short patterns intended to be an exhaustive set for conditions, such as inter-symbol interference patterns, of the communication channel. The short calibration pattern on the other hand, may be a simple two-byte code or set of two byte (16 bit) codes, such as AAAA, 5555 or 0F0F (hexadecimal).
In some embodiments, the exhaustive calibration sequence may use the same codes as the simpler calibration sequence, but apply shorter algorithms for computing adjustments. For, example, the values may be adjusted without requiring repeatability, or requiring less repeatability, when measuring drift than when measuring the exhaustive operation value.
Timing for Iteration Step for Transmit
The “adjust” block in the transmit component maintains three values in storage: TXA, TX, and TXB. The TX value is the operation value used for normal operation. The TXA and TXB are the “edge” values, which track the left and right extremes of the bit window of the transmitter. Typically, the TX value is initially derived from the average of the TXA and TXB values as determined using an exhaustive calibration sequence, but other relationships are possible.
As described above, drift in the TX value is determined by a function of the TXAS and TXBS values determined during the calibration sequences that use short patterns. The function of TXAS and TXBS used depends on how the parameter drifts as measured by the exhaustive calibration patterns, as compared with how it drifts as measured by the short patterns. So long as this relationship correlates, then the short pattern technique for measuring drift is straight forward. In some systems, the drift in the short pattern measurements is very close to the drift in the long pattern measurements, so that any determined drift can be applied directly to adjust the operation value of the parameter.
The “adjust” block in the transmit component maintains three values in storage: TXA, TX, and TXB for the purposes of the exhaustive calibration sequence illustrated here. For drift calculation, TXAS and TXBS are also stored. The TX value is the operation value used for normal operation. The TXA and TXB are the “edge” values, which track the left and right extremes of the bit window of the transmitter. Typically, the TX value is initially derived from the average of the TXA and TXB values, but other relationships are possible. The TXA and TXB values can be maintained by the calibration operations, which from time to time, and periodically in some embodiments, interrupt normal operations for exhaustive calibration sequences. However, in embodiments of the present invention, storage of TXA and TXB may not be needed to track drift.
In
When the TX value is selected (tPHASE(TX) in the middle trace 401 showing CLKT timing waveform) for operation, the rising edge 402 of CLKT causes the DATAT window 403 containing the value “a” to be aligned so that the DATAR signal (not shown but conceptually overlapping with the DATAT signal) at the receiving component is aligned with the receiver clock, successfully received, and ideally centered on the receiver eye.
When the TXA value is selected (tPHASET(TX) in the top trace 405 showing CLKT timing waveform), the rising edge of CLKT is set to a time that causes the right edges of the DATAT window 406 (containing “a”) and the receiver set/hold window 410 (shaded) to coincide. The tS setup time and tH hold time surround the CLKR rising edge, together define the set/hold window 410 (not to be confused with the receiver eye of
The calibration process for TXA will compare the received pattern set to the expected pattern set, and determine if they match. If they match (pass) then the TXA value will be decremented (the tPHASE(TXA) offset becomes smaller shifting the transmit window 406 to the left in
As mentioned earlier, the results of a sequence including transmission of two or more calibration patterns may be accumulated before the TXA value is adjusted. This would improve the repeatability of the calibration process. For example, the calibration pattern could be repeated “N” times with the number of passes accumulated in a storage element. If all N passes match, then the TXA value is decremented. If any of the N passes do not match, then the TXA value is determined to have reached the edge of the window and is incremented. In another alternative, after the Nth pattern, the TXA value could be incremented if there are fewer than N/2 (or some other threshold number) passes, and decremented if there are N/2 or more passes.
When TXA is updated, the TX value will also be updated. In this example, the TX value will updated by half the amount used to update TXA, since TX is the average of the TXA and TXB values. If TX has a different relationship to TXA and TXB, the TX update value will be different. Note that in some embodiments, the TX value will need slightly greater precision than the TXA and TXB values to prevent round-off error. In alternate embodiments, the TX value can be updated after pass/fail results of TXA and TXB values have been determined. In some cases, these results may cancel and produce no change to the optimal TX value. In other cases these results may be accumulated and the accumulated results used to determine an appropriate adjustment of the TX setting. According to this embodiment, greater precision of the TX setting relative to the TXA and TXB settings may not be required.
When the TXB value is selected (tPHASER(TXB) in the bottom trace 407 showing a CLKT timing waveform) for calibration, the rising edge of CLKT is set to a time that causes the left edge of the transmitter valid window 408 (containing “a”) and the receiver set/hold window 410 (shaded) to coincide. In this case with the transmit clock rising edge at tPHASER(TXB), all the timing margin is on the right side of the transmit window 408, providing more room than required by the tV timing parameter. This means that there will be essentially no margin for the tQ timing parameter on the left side of the window 408, defining the right edge of the calibration window.
The calibration process will compare the received pattern set to the expected pattern set, and determine if they match. If they match (pass) then the TXB value will be incremented (the offset becomes larger) or otherwise adjusted, so there is less margin for the tQ timing parameter. If they do not match (fail) then the TXB value will be decremented (the offset becomes smaller) or otherwise adjusted, so there is more margin for the tQ timing parameter.
As mentioned earlier, the results of transmission of two or more calibration patterns may be accumulated before the TXB value is adjusted. For example, transmission of the patterns could be repeated “N” times with the number of passes accumulated in a storage element. After the Nth sequence the TXB value could be decremented if there are fewer than N/2 passes and incremented if there are N/2 or more passes. This would improve the repeatability of the calibration process.
When TXB is updated, the TX value will also be updated. In this example, the TX value will updated by half the amount used to update TXB, since TX is the average of the TXA and TXB values. If TX has a different relationship to TXA and TXB, the TX update value will be different. Note that the TX value will need slightly greater precision than the TXA and TXB values if it is desired to prevent round-off error.
Determination of drift may be made using a similar process, although with different calibration patterns, as explained above.
Calibration Steps for Receiver for Unidirectional Link
The first calibration sequence in one embodiment is an iteration just like that discussed above with respect to steps 501-510, with the exception that the calibration pattern for the first cycle is a long pattern, and the calibration pattern for the second calibration sequence is a short pattern. For example, a pseudorandom bit sequence having a length 2N−1, with N equal to 7 or N equal to 15, can be used as the long calibration pattern for the first calibration sequence. In another example, the long calibration pattern is a set of short patterns intended to be an exhaustive set for conditions, such as inter-symbol interference patterns, of the communication channel. The short calibration pattern on the other hand, may be a simple two-byte code or set of two-byte codes, such as AAAA, 5555 or 0F0F.
Timing for Iteration Step for Receive
The “adjust” block in the receive component maintains three values in storage: RXA, RX, and RXB for the purpose of the exhaustive calibration sequence. The RX value is the operation value used for normal operation. The RXA and RXB are the “edge” values, which track the left and right extremes of the bit window. The RX value is derived from the first exhaustive calibration sequence, and based on the average of the RXA and RXB values determined in the first calibration sequence, but other relationships are possible. The RXAS and RXBS values are determined in the second calibration sequence using the short calibration patterns, and maintained by the calibration operations which periodically interrupt normal operations. Changes in the RXAS and RXBS values, or in only one of them, are used to determine a drift in the RX values. The RX value is updated based on that drift.
In the timing diagrams, the position of the rising edge of CLKR has an offset of tPHASER relative to a fixed reference (not shown, typically a reference clock that is distributed to all components). This offset is determined by the RXA, RX, and RXB values that are stored.
When the RX value is selected (tPHASER(RX) in the middle trace 601 showing a CLKR timing waveform) for use in receiving data, the rising edge 602 of CLKR is approximately centered in the receiver eye of the DATAR signal containing the value “a”. The DATAR signal is the DATAT signal transmitted at the transmitter after propagation across the link, and can be conceptually considered to be the same width as DATAT as shown in
When the RXA value is selected (tPHASER(RXA) in the top trace 605 showing a CLKR timing waveform), the rising edge of CLKR is approximately a time tS later than the left edge (the earliest time) of the DATAR window 603 containing the value “a”. In this case, the CLKR rising edge is on the left edge of the receiver eye, and all the timing margin is on the right side of the set/hold window 604, providing more room than is required by the tH timing parameter. This means that there will be essentially no margin for the tS timing parameter, defining the left edge of the calibration window.
The calibration process will compare the received pattern set to the expected pattern set, and determine if they match. If they match (pass) then the RXA value will be decremented (the offset becomes smaller) or otherwise adjusted, so there is less margin for the tS timing parameter. If they do not match (fail) then the RXA value will be incremented (the offset becomes larger) or otherwise adjusted, so there is more margin for the tS timing parameter.
As mentioned earlier, the results of transmission and reception of two or more calibration patterns may be accumulated before the RXA value is adjusted. For example, the patterns could be repeated “N” times with the number of passes accumulated in a storage element. After the Nth sequence the RXA value could be incremented if there are fewer than N/2 passes and decremented if there are N/2 or more passes. This would improve the repeatability of the calibration process.
When RXA is updated, the RX value will also be updated. In this example, the RX value will updated by half the amount used to update RXA, since RX is the average of the RXA and RXB values. If RX has a different relationship to RXA and RXB, the RX update value will be different. Note that in some embodiments, the RX value will need slightly greater precision than the RXA and RXB values to prevent round-off error. In alternate embodiments, the RX value can be updated after pass/fail results of RXA and RXB values have been determined. In some cases, these results may cancel and produce no change to the optimal RX value. In other cases these results may be accumulated and the accumulated results used to determine an appropriate adjustment of the RX setting. According to this embodiment, greater precision of the RX setting relative to the RXA and RXB settings may not be required.
When the RXB value is selected (tPHASER(RXB) in the bottom trace 606 showing a CLKR timing waveform), the rising edge of CLKR is approximately a time tH earlier than the right edge (the latest time) of the DATAR window 603 containing the value “a”. In this case, the CLKR rising edge is on the right edge of the receiver eye, and all the timing margin is on the left side of the window 604, providing more room that required by the tS timing parameter. This means that there will be essentially no margin for the tH timing parameter, defining the right edge of the calibration window.
The calibration process will compare the received pattern set to the expected pattern set, and determine if they match. If they match (pass) then the RXB value will be incremented (the offset becomes larger) or otherwise adjusted, so there is less margin for the tH timing parameter. If they do not match (fail) then the RXB value will be decremented (the offset becomes smaller) or otherwise adjusted, so there is more margin for the tH timing parameter.
As mentioned earlier, the results of transmission and reception of two or more calibration patterns may be accumulated before the RXB value is adjusted. For example, the sequence could be repeated “N” times with the number of passes accumulated in a storage element. After the Nth sequence the RXB value could be decremented if there are fewer than N/2 passes and incremented if there are N/2 or more passes. This would improve the repeatability of the calibration process.
When RXB is updated, the RX value will also be updated. In this example, the RX value will updated by half the amount used to update RXB, since RX is the average of the RXA and RXB values. If RX has a different relationship to RXA and RXB, the RX update value will be different. Note that the RX value will need slightly greater precision than the RXA and RXB values if it is desired to prevent round-off error.
Determination of drift may be made using a similar process, although with different calibration patterns, as explained above.
Bidirectional Link Alternatives
The first bidirectional component includes a block 705 labeled “pattern”, which can consist of pattern storage, pattern generation circuitry, or both, and which is used as a source of transmit calibration patterns for both the exhaustive calibration sequences and the calibration sequences used to measure drift. A multiplexer block 706 labeled “mux,” implemented for example using a logical layer or physical layer switch, enables the transmit calibration pattern set to be driven onto the link by the transmitter circuit 703. The transmitter drive point can be adjusted by the block 707 labeled “adjust”. A sideband communication channel 713 is shown coupled between the component 701 and the component 700, by which the results of analysis of received calibration patterns at the component 701 are supplied to the adjust block 707 of the component 700. Component 700 also has support for calibrating receiver 724, including a block 728 labeled “pattern”, which can consist of pattern storage, pattern generation circuitry, or both, and which is used as a source of expected patterns for comparison with received patterns. A block 729 labeled “compare” enables the received pattern set to be compared to the expected pattern set, and causes an adjustment to be made to either the transmitter or receiver. The receiver sample point can be adjusted by the block 732 labeled “adjust”.
The second bidirectional component 701 includes complementary elements supporting transmitter 723 and receiver 704. For the receiver operations, a block 708 labeled “pattern”, which can consist of pattern storage, pattern generation circuitry, or both, is used as a source of expected patterns. A block 709 labeled “compare” enables the received pattern set to be compared to the expected pattern set, and causes an adjustment to be made to either the transmitter or receiver. The receiver sample point can be adjusted by the block 712 labeled “adjust”. The second bidirectional component 701 supports transmission operations, with elements including a block 725 labeled “pattern”, which can consist of pattern storage or pattern generation circuitry, and which is used as a source of transmit calibration patterns. A multiplexer block 726 labeled “mux,” implemented for example using a logical layer or physical layer switch, enables the transmit calibration pattern set to be driven onto the link by the transmitter circuit 723.
The transmitter drive point can be adjusted by the block 727 labeled “adjust”. A sideband communication channel 733 is shown coupled between the component 700 and the component 701, by which the results of analysis of received calibration patterns at the component 700 are supplied to the adjust block 727 of the component 701.
The example of
The example of
Example of
Calibration Steps for Transmitter for Bidirectional Link
The calibration steps for bidirectional examples in
The calibration steps for the bidirectional examples of
The first bidirectional component 1000 includes a block 1005 labeled “pattern”, which can consist of pattern storage or pattern generation circuitry, and which is used as a source of transmit calibration patterns. A multiplexer block 1006 labeled “mux,” implemented for example using a logical layer or physical layer switch, enables the transmit calibration pattern set to be driven onto the link by the transmitter circuit 1003. The transmitter drive point can be adjusted by the block 1007 labeled “adjust”. In this embodiment, the adjust block 1007 includes storage for multiple parameter sets which are applied depending on the one of the other components 1051, 1052, . . . on the link to which the transmission is being sent. Component 1000 also has support for calibrating receiver 1024, including a block 1028 labeled “pattern”, which can consist of pattern storage or pattern generation circuitry, and which is used as a source of expected patterns for comparison with received patterns. A block 1029 labeled “compare” enables the received pattern set to be compared to the expected pattern set, and causes an adjustment to be made to either the transmitter or receiver. The receiver sample point can be adjusted by the block 1032 labeled “adjust”. In this embodiment, the adjust block 1007 includes storage for multiple parameter sets which are applied depending on the one of the other components 1051, 1052, . . . on the link from which the communication is being received. In the first component 1000, the compare block 1029 is used for analysis of both transmit and receive calibration operations, and is coupled to both the adjust block 1007 for the transmitter, and adjust block 1032 for the receiver. In the example of
The embodiments described above involve calibration of timing parameters. Other embodiments of the invention are applied to calibration of other parameters of the communication channel, including voltage levels for drivers and comparators, resistance values such as link termination resistances, driver strength, adaptive equalization coefficients, noise cancellation coefficients, parameters that cause overshoot and undershoot of signals such as driver switching power or speed, and so on. These parameters are reflected in drifting flight times, output delays for transmitters, receiver mismatches and input delays. Also, drift occurs due to spread spectrum clocking.
The calibration sequences used for tracking drift are executed from time to time. In some embodiments of the invention, the calibration sequences for tracking drift are initiated in response to a timer, or upon sensing a change in a condition that could cause drift such as ambient temperature, temperature of a component or printed circuit board, power supply voltage variations, system state changes like switches between low and higher speed or power modes of operation, host system or system management commands, and so on. The timing for the calibration sequences is selected in preferred systems depending on time constants expected for the drifting conditions likely to have an effect on the parameters being calibrated.
According to the present invention, communication systems are provided that support periodic calibration to track drift, while conserving resources of the communication channels being calibrated. The invention reduces the hardware and storage requirements needed for calibration, reduces the impact on bandwidth and throughput across the communication channel, and maintains accuracy of the operation values of the parameters being calibrated while using less of the resources of the communication channel. The calibration sequences tracking drift can be run more often, because overhead is smaller, than prior art schemes. Also, the techniques of the present invention improve overall latency characteristics of the communication channel in changing operating conditions.
While the present invention is disclosed by reference to the preferred embodiments and examples detailed above, it is to be understood that these examples are intended in an illustrative rather than in a limiting sense. It is contemplated that modifications and combinations will readily occur to those skilled in the art, which modifications and combinations will be within the spirit of the invention and the scope of the following claims.
The present application is a continuation of co-pending U.S. patent application Ser. No. 16/692,029, filed Nov. 22, 2019; which application is a continuation of U.S. patent application Ser. No. 16/393,817, filed Apr. 24, 2019, U.S. Pat. No. 10,523,344; which application is a continuation of U.S. patent application Ser. No. 15/490,627, filed Apr. 18, 2017, U.S. Pat. No. 10,320,496; which application is a continuation of U.S. patent application Ser. No. 14/718,019, filed 20 May 2015, U.S. Pat. No. 9,667,359; which application is a continuation of U.S. patent application Ser. No. 14/535,006, filed 6 Nov. 2014, U.S. Pat. No. 9,160,166; which application is a continuation of U.S. patent application Ser. No. 14/145,966, filed 1 Jan. 2014, U.S. Pat. No. 8,929,424; which application is a continuation of U.S. patent application Ser. No. 13/452,543, filed 20 Apr. 2012, U.S. Pat. No. 8,644,419; which application is a continuation of U.S. patent application Ser. No. 12/173,530, filed 15 Jul. 2008, U.S. Pat. No. 8,165,187; which application is a continuation of U.S. patent application Ser. No. 11/754,107, filed 25 May 2007, U.S. Pat. No. 7,400,671; which is a continuation of U.S. patent application Ser. No. 10/766,761, filed 28 Jan. 2004, U.S. Pat. No. 7,400,670; which prior applications are each entitled PERIODIC CALIBRATION FOR COMMUNICATION CHANNELS BY DRIFT TRACKING and are each incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
3155102 | Niederer, Jr. et al. | Nov 1964 | A |
3638121 | Spilker, Jr. | Jan 1972 | A |
3922491 | Bjork et al. | Nov 1975 | A |
4384354 | Crawford et al. | May 1983 | A |
4648133 | Vilnrotter | Mar 1987 | A |
5111208 | Lopez | May 1992 | A |
5122978 | Merrill | Jun 1992 | A |
5243626 | Devon et al. | Sep 1993 | A |
5265211 | Amini et al. | Nov 1993 | A |
5329489 | Diefendorff | Jul 1994 | A |
5436908 | Fluker et al. | Jul 1995 | A |
5485490 | Leung et al. | Jan 1996 | A |
5485602 | Ledbetter, Jr. et al. | Jan 1996 | A |
5500644 | Denjean et al. | Mar 1996 | A |
5511091 | Saito | Apr 1996 | A |
5523760 | McEwan | Jun 1996 | A |
5541967 | Gluska et al. | Jul 1996 | A |
5548146 | Kuroda et al. | Aug 1996 | A |
5554945 | Lee et al. | Sep 1996 | A |
5592120 | Palmer | Jan 1997 | A |
5621913 | Tuttle et al. | Apr 1997 | A |
5654718 | Beason et al. | Aug 1997 | A |
5671376 | Bucher et al. | Sep 1997 | A |
5684966 | Gafford et al. | Nov 1997 | A |
5742798 | Goldrian | Apr 1998 | A |
5745011 | Scott | Apr 1998 | A |
5771356 | Leger et al. | Jun 1998 | A |
5778436 | Kedem et al. | Jul 1998 | A |
5859881 | Ferraiolo et al. | Jan 1999 | A |
6047346 | Lau et al. | Apr 2000 | A |
6154821 | Barth et al. | Nov 2000 | A |
6163570 | Olafsson | Dec 2000 | A |
6173345 | Stevens | Jan 2001 | B1 |
6181166 | Krishnamurthy et al. | Jan 2001 | B1 |
6219384 | Kliza et al. | Apr 2001 | B1 |
6243776 | Lattimore et al. | Jun 2001 | B1 |
6282210 | Rapport et al. | Aug 2001 | B1 |
6307424 | Lee | Oct 2001 | B1 |
6321282 | Horowitz et al. | Nov 2001 | B1 |
6334093 | More | Dec 2001 | B1 |
6359931 | Perino et al. | Mar 2002 | B1 |
6369652 | Nguyen et al. | Apr 2002 | B1 |
6374375 | Yip et al. | Apr 2002 | B1 |
6377640 | Trans | Apr 2002 | B2 |
6396329 | Zerbe | May 2002 | B1 |
6418070 | Harrington et al. | Jul 2002 | B1 |
6421389 | Jett et al. | Jul 2002 | B1 |
6429679 | Kim et al. | Aug 2002 | B1 |
6434081 | Johnson et al. | Aug 2002 | B1 |
6442644 | Gustavson et al. | Aug 2002 | B1 |
6448815 | Talbot et al. | Sep 2002 | B1 |
6457089 | Robbins et al. | Sep 2002 | B1 |
6463392 | Nygaard et al. | Oct 2002 | B1 |
6469555 | Lau et al. | Oct 2002 | B1 |
6473439 | Zerbe et al. | Oct 2002 | B1 |
6480026 | Andrews et al. | Nov 2002 | B2 |
6480946 | Tomishima et al. | Nov 2002 | B1 |
6484232 | Olarig et al. | Nov 2002 | B2 |
6496911 | Dixon et al. | Dec 2002 | B1 |
6504779 | Perner | Jan 2003 | B2 |
6510392 | Doi et al. | Jan 2003 | B2 |
6510503 | Gillingham et al. | Jan 2003 | B2 |
6539072 | Donnelly et al. | Mar 2003 | B1 |
6556934 | Higashide | Apr 2003 | B2 |
6560716 | Gasparik et al. | May 2003 | B1 |
6606041 | Johnson | Aug 2003 | B1 |
6606350 | Dress, Jr. et al. | Aug 2003 | B2 |
6606576 | Sessions | Aug 2003 | B2 |
6639957 | Cahill-O'Brien et al. | Oct 2003 | B2 |
6643787 | Zerbe et al. | Nov 2003 | B1 |
6657468 | Best et al. | Dec 2003 | B1 |
6662305 | Salmon et al. | Dec 2003 | B1 |
6690741 | Larrick, Jr. et al. | Feb 2004 | B1 |
6691214 | Li et al. | Feb 2004 | B1 |
6693918 | Dallabetta et al. | Feb 2004 | B1 |
6717992 | Cowie et al. | Apr 2004 | B2 |
6725304 | Arimilli et al. | Apr 2004 | B2 |
6735709 | Lee et al. | May 2004 | B1 |
6751696 | Farmwald et al. | Jun 2004 | B2 |
6760856 | Borkenhagen et al. | Jul 2004 | B1 |
6763444 | Thomann et al. | Jul 2004 | B2 |
6832177 | Khandekar et al. | Dec 2004 | B2 |
6873939 | Zerbe et al. | Mar 2005 | B1 |
6889357 | Keeth et al. | May 2005 | B1 |
6920540 | Hampel et al. | Jul 2005 | B2 |
6922789 | Meaney et al. | Jul 2005 | B2 |
6958613 | Braun et al. | Oct 2005 | B2 |
6961862 | Best et al. | Nov 2005 | B2 |
7031221 | Mooney et al. | Apr 2006 | B2 |
7042914 | Zerbe et al. | May 2006 | B2 |
7072355 | Kizer | Jul 2006 | B2 |
7095789 | Ware et al. | Aug 2006 | B2 |
7099424 | Chang et al. | Aug 2006 | B1 |
7119549 | Lee et al. | Oct 2006 | B2 |
7137048 | Zerbe et al. | Nov 2006 | B2 |
7148699 | Stark | Dec 2006 | B1 |
7159136 | Best et al. | Jan 2007 | B2 |
7175940 | Laidig et al. | Feb 2007 | B2 |
7196979 | Kadlec et al. | Mar 2007 | B2 |
7400671 | Hampel et al. | Jul 2008 | B2 |
7408378 | Best et al. | Aug 2008 | B2 |
7526664 | Abhyankar et al. | Apr 2009 | B2 |
7535933 | Zerbe et al. | May 2009 | B2 |
7640448 | Best et al. | Dec 2009 | B2 |
7843211 | Kim et al. | Nov 2010 | B2 |
8144792 | Ware et al. | Mar 2012 | B2 |
8504863 | Best et al. | Aug 2013 | B2 |
8605543 | Ray et al. | Dec 2013 | B2 |
8761302 | Lee et al. | Jun 2014 | B1 |
20010048382 | Low et al. | Dec 2001 | A1 |
20010053175 | Hoctor et al. | Dec 2001 | A1 |
20010056332 | Abrosimov et al. | Dec 2001 | A1 |
20020018537 | Zielbauer | Feb 2002 | A1 |
20020054648 | Krummrich et al. | May 2002 | A1 |
20020066001 | Olarig et al. | May 2002 | A1 |
20020066052 | Olarig et al. | May 2002 | A1 |
20020072870 | Adam et al. | Jun 2002 | A1 |
20020138224 | Sessions | Sep 2002 | A1 |
20020149824 | Beaulieu et al. | Oct 2002 | A1 |
20020184461 | Zumkehr | Dec 2002 | A1 |
20030026399 | Carlson | Feb 2003 | A1 |
20030040854 | Rendahl | Feb 2003 | A1 |
20030053561 | Kuiri et al. | Mar 2003 | A1 |
20030063597 | Suzuki | Apr 2003 | A1 |
20030065465 | Johnson et al. | Apr 2003 | A1 |
20030065845 | Riley | Apr 2003 | A1 |
20030087659 | Wang | May 2003 | A1 |
20030117864 | Hampel et al. | Jun 2003 | A1 |
20030131160 | Hampel et al. | Jul 2003 | A1 |
20030135775 | Moon | Jul 2003 | A1 |
20030146800 | Dvorak | Aug 2003 | A1 |
20030149991 | Reidhead et al. | Aug 2003 | A1 |
20030158994 | Moy | Aug 2003 | A1 |
20030198212 | Hoctor et al. | Oct 2003 | A1 |
20030198308 | Hoctor et al. | Oct 2003 | A1 |
20030221061 | El-Batal et al. | Nov 2003 | A1 |
20040032354 | Knobel et al. | Feb 2004 | A1 |
20040054830 | Craft et al. | Mar 2004 | A1 |
20040057500 | Balachandran et al. | Mar 2004 | A1 |
20040077327 | Lim et al. | Apr 2004 | A1 |
20040083070 | Salmon et al. | Apr 2004 | A1 |
20040165693 | Lee et al. | Aug 2004 | A1 |
20040199674 | Brinkhus | Oct 2004 | A1 |
20040217881 | Pedyash et al. | Nov 2004 | A1 |
20040260858 | Primrose | Dec 2004 | A1 |
20050028050 | Ganry | Feb 2005 | A1 |
20050041683 | Kizer | Feb 2005 | A1 |
20050071707 | Hampel | Mar 2005 | A1 |
20050081942 | Schwane et al. | Apr 2005 | A1 |
20050163202 | Hampel et al. | Jul 2005 | A1 |
Number | Date | Country |
---|---|---|
2000-035831 | Feb 2000 | JP |
WO-0116954 | Mar 2001 | WO |
Entry |
---|
“Draft Standard for a High-Speed Memory Interface (SyncLink),” Draft 0.99 IEEE P1596.7-199X, pp. 1-56 (1996), Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society. 66 pages. |
“JEDEC Standard—Double Data Rate (DDR) SDRAM Specification—JESD79”, JEDEC Solid State Technology Association, Jun. 2000, pp. 1-76. 76 Pages. |
Banu et al., “TA 6.4: A 660Mb/s CMOS Clock Recovery Circuit with Instantaneous Locking for NRZ Data and Burst-Mode Transmission,” IEEE International Solid State Circuits Conference, 1993, pp. 102-103, 270. 4 pages. |
Cerisola et al., “CORD—a WDM Optical Network: Control Mechanism Using Subcarrier Multiplexing and Novel Synchronization Solutions,” 1995 IEEE International Conference, vol. 1, Jun. 18-22, 1995, pp. 261-265. 6 pages. |
Chang et al., “A 2 GB/s Asymmetric Serial Link for High-Bandwidth Packet Switches,” Hot Interconnects V, Stanford University, Aug. 1997. 9 pages. |
Chang, Kun-Yung, “Design of a CMOS Asymmetric Serial Link,” A Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University, Aug. 1999. 133 pages. |
Chen et al., “A 1.25Gb/s, 460mW CMOS Transceiver for Serial Data Communication,” ISSCC97, Session 15, Serial Data Communications, Paper FP 15.3, pp. 242-243, 465, Feb. 7, 1997. 3 pages. |
Dally et al., “Digital Systems Engineering,” Cambridge University Press, 1998, pp. 447-449. 3 pages. |
Dally et al., “Transmitter Equalization for 4-Gbps Signaling,” IEEE Micro, vol. 17, No. 1, Jan./Feb. 1997, pp. 48-56. 9 pages. |
Daniele et al., “Principle and Motivations of UWB Technology for High Data Rate WPAN Applications,” SOC 2003. 4 pages. |
Daniele, Norbert, “Ultra Wide Band Principles and Applications for Wireless Communications,” CEA-LETI Annual Review, Jun. 25 and 26, 2002. 23 pages. |
EIA/JEDEC Standard No. 8-6 (EIA/JESD8-6), “High Speed Transceiver Logic (HSTL) A 1.5 V Output Buffer Supply Voltage Based Interface Standard for Digital Integrated Circuits,” Aug. 1995. 16 pages. |
EIA/JEDEC Standard No. 8-B (JESD8-B), “Interface Standard for Nominal 3 V/3.3 V Supply Digital Integrated Circuits,” Sep. 1999. 10 pages. |
Eldering et al., “Digital Burst Mode Clock Recovery Technique for Fiber-Optic Systems,” Journal of Lightwave Technology, vol. 12, No. 2, Feb. 1994, pp. 271-279. 12 pages. |
EP Examination Report dated Jan. 5, 2015 in EP Application No. 05711973.7. 7 pages. |
EP Examination Report dated Nov. 6, 2007 in EP Application No. 05706081.6. 5 pages. |
EP Invitation, Official Communication dated May 4, 2011 re EP Application No. 05711973.7. 2 Pages. |
EP Office Action dated Nov. 24, 2011 re EP Application No. 05711973.7. 1 Page. |
EP Office Action with dated Jan. 15, 2010 re EP Application No. 05 711 891.1, includes references cited. 5 pages. |
EP Response dated Jan. 9, 2012 to the Official Communication dated Nov. 24, 2011 and to the Supplementary EP Search Report dated Nov. 7, 2011 re EP Application 05711973.7. 1 page. |
EP Response dated Apr. 29, 2015 in EP Application No. 05711973.7, Includes New Claims and New Description pp. 2, 2a, and 29 (Highlighted and Clear copies). 41 pages. |
EP Response dated Jun. 29, 2011 to the Official Communication dated May 4, 2011 re EP Application No. 05711973.7. 1 Page. |
EP Response dated May 25, 2010 to the Official Communication dated Jan. 15, 2010 re EP Application No. 05711891.1, Includes New claims 1-24 (highlighted and clear copies) and New Description pp. 3, 3a, 3b. 30 pages. |
EP Supplementary Partial European Search Report dated Nov. 7, 2011 re EP Application No. 05711973.7. 5 Pages. |
EP Supplementary Search Report dated Dec. 18, 2007 in EP Patent Application No. 05711891.1. 3 pages. |
First CN Office Action dated May 4, 2012 for CN Application No. 200910205259.9. 24 pages. |
Gillingham et al., “SLDRAM: High Performance Open-Standard Memory,” IEEE Micro, Nov./Dec. 1997, pp. 29-39, vol. 17, No. 6, Institute of Electrical and Electronics Engineers, Inc., Los Alamitos, California. 11 pages. |
Gillingham, Peter, “SLDRAM Architectural and Functional Overview,” SLDRAM Consortium, Aug. 29, 1997, pp. 1-14. 14 pages. |
Gustavson, David et al., “Provisional Patent Application With Title: SLDRAM Architecture”, U.S. Appl. No. 60/057,092, filed Aug. 27, 1997. 340 Pages. |
Hu et al., “A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-um CMOS,” IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, pp. 1314-1320. 8 pages. |
INTEL Corporation, “How to Measure RDRAM System Clock Jitter,” Application Note AP-667, Jun. 1999, pp. 1-15. 15 pages. |
JEDEC Standard (JESD8-16), “Bus Interconnect Logic (BIC) for 1.2 Volts,” Apr. 2004. 15 pages. |
Kim et al., “An 800Mbps Multi-Channel CMOS Serial Link with 3x Oversampling,” IEEE 1995 Custom Integrated Circuits Conference, pp. 22.7.1-22.7.4. 4 pages. |
Kirihata et al., “A 113mm2 600Mb/s/pin 512 Mb DDR2 SDRAM with vertically-Folded Biltine Architecture,” 2001 IEEE International Solid-State Circuit Conference, Session 24. 3 pages. |
Lee et al., “TP 15.3: A 90mW 4Gb/s Equalized I/O Circuit with Input Offset Cancellation,” IEEE International Solid-State Circuits Conference, Feb. 8, 2000, pp. 252-253. 2 pages. |
Lee, Ming-Ju Edward et al., “A 90mW GB/s Equalized I/O Circuit with Input Offset Cancellation,” 2000 IEEE International Solid State Circuits Confernce, 3 pages. |
Lewis, Dave, “Easy-to-Use LVDS Serdes for the Serdes Neophyte,” National Semiconductor, Jun. 16, 2003. 5 pages. |
Nakamura et al., “A 6 Gbps CMOS Phase Detecting DEMUX Module Using Half-Frequency Clock,” 1998 Symposium on VLSI Circuits Digest of Technical Papers, pp. 196-197. 2 pages. |
Nakase et al., “Source-Synchronization and Timing Vernier Techniques for 1.2 GB/s SLDRAM Interface,” IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999, pp. 494-501. 8 pages. |
Paris et al., “WP 24.3: A 800 MB/s 72 Mb SLDRAM with Digitally-Calibrated DLL,” ISSCC, 0-7803-5129-0/99, Slide Supplement, IEEE, 1999. 10 pages. |
Poulton et al., “A Tracking Clock Recovery Receiver for 4Gb/s Signaling,” Hot Interconnects '97, Aug. 21-23, 1997, Palo Alto, CA, pp. 1-13. 14 pages. |
Rambus Inc., “Direct Rambus Long Channel Design Guide,” 2000. 48 pages. |
Rambus Inc., “Direct Rambus Short Channel Layout Guide,” Version 0.95, Aug. 2001. 52 pages. |
Rambus, Inc. “RDRAM Direct Rambus Clock Generator,” Apr. 2002. 22 pages. |
RaSer™ X Product Brief, “Highly Flexible 10 Gbps Backplane Serial Link Interface,” Copyright 2003, Rambus, Inc. 2 pages. |
RDRAM® Overview, “High Performance Memory Interface Solution,” Copyright 2003, Rambus, Inc. 4 pages. |
Redwood Technology Brief, “High Performance Parallel Bus Interface Technology,” Copyright 2003, Rambus, Inc. 2 pages. |
SLDRAM Inc., “SLD4M18DR400 4 MEG X 18 SLDRAM: 400 Mb/s/pin SLDRAM 4 M x 18 SLDRAM Pipelined, Eight Bank, 2.5 V Operation,” Jul. 9, 1998. 69 pages. |
Supplementary EP Search Report dated Apr. 17, 2007 in EP Application No. 05706081.6. 3 pages. |
TW Office Action and IPO Search Report with search completion date of Jun. 9, 2012 re TW Application No. 094101309. 12 pages. |
TW Office Action dated May 11, 2011 re TW Application No. 094101310. 13 pages. |
TW Response dated Aug. 12, 2011 to the Office Action dated May 11, 2011 re TW Application No. 94101310. 30 pages. |
Widmer et al., “Single-Chip 4 x 500-MBd CMOS Transceiver,” IEEE Journal of Solid-State Circuits, vol. 31, No. 12, Dec. 1996, pp. 2004-2014. 11 pages. |
Widmer, et al., “A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code,” IBM J. Res. Develop., vol. 27, No. 5, Sep. 1983, pp. 440-451. 12 pages. |
Win et al., “Impulse Radio: How It Works,” IEEE Communications Letters 2, vol. 2, Feb. 1998, pp. 36-38. 3 pages. |
Yang, Chih-Kong Ken, “Design of High-Speed Serial Links in CMOS,” Technical Report No. CSL-TR-98-775, Dec. 1998, pp. 1-182. 94 pages. |
Yellowstone Technology Brief, “High Performance Memory Interface Technology,” Copyright 2003, Rambus, Inc. 2 pages. |
Zerbe, Jared, U.S. Appl. No. 09/776,550, filed Feb. 2, 2001, “Method and Apparatus for Evaluating and Calibrating a Signaling System” Application and Figures as Filed. 62 pages. |
Zerbe, Jared, U.S. Appl. No. 09/976,170, filed Oct. 21, 2001, “Method and Apparatus for Evaluating and Optimizing a Signaling System” Application and Figures as Filed. 98 pages. |
Number | Date | Country | |
---|---|---|---|
20210091862 A1 | Mar 2021 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16692029 | Nov 2019 | US |
Child | 17024835 | US | |
Parent | 16393817 | Apr 2019 | US |
Child | 16692029 | US | |
Parent | 15490627 | Apr 2017 | US |
Child | 16393817 | US | |
Parent | 14718019 | May 2015 | US |
Child | 15490627 | US | |
Parent | 14535006 | Nov 2014 | US |
Child | 14718019 | US | |
Parent | 14145966 | Jan 2014 | US |
Child | 14535006 | US | |
Parent | 13452543 | Apr 2012 | US |
Child | 14145966 | US | |
Parent | 12173530 | Jul 2008 | US |
Child | 13452543 | US | |
Parent | 11754107 | May 2007 | US |
Child | 12173530 | US | |
Parent | 10766761 | Jan 2004 | US |
Child | 11754107 | US |