This invention relates generally to apparatus and methods for converting solar energy to electrical energy, and more specifically to apparatus and methods for more efficient conversion of solar energy to electrical energy.
The transformation of light energy into electrical energy using photovoltaic (PV) systems has been known for a long time and these photovoltaic systems are increasingly being implemented in residential, commercial, and industrial applications. Although developments and improvements have been made to these photovoltaic systems over the last few years to improve their efficiency, the efficiency of the photovoltaic systems is still a focal point for continuing to improve the economic viability of photovoltaic systems.
Photovoltaic systems typically include, among other components, a photovoltaic array that generates DC power and an inverter that converts the DC power to AC power (e.g., single or three phase power). It is often desirable to design and operate photovoltaic arrays so that the voltage that is output is relatively high, and hence current is low, in order to reduce costs associated with high-current elements and to reduce energy losses.
Photovoltaic arrays that include crystalline (e.g., monocrystalline or polycrystalline) silicon, for example, may operate in an open load state at 1200 Volts and amorphous silicon may operate in an open load state at 1400 Volts. Although arrays are capable of applying high open loaded voltages, arrays rarely do so because once power is drawn from the arrays, the loaded voltage of the array drops substantially. For example, under loaded conditions, crystalline silicon arrays may operate at between 780 to 960 volts and amorphous silicon may operate around 680 Volts.
Inverters are available in a variety of voltage ratings to accommodate the infrequently encountered unloaded voltage conditions of the array. But inverters that are rated for higher voltages typically cost more and operate less efficiently than inverters that are designed to operate at lower voltages. And as a consequence, inverters are often designed with silicon that is less efficient and costlier than silicon that could be used if the inverter did not have to be designed to handle high, open load voltages.
For example, inverters incorporating silicon rated for voltages around 1400 Volts incur substantially more losses, and cost substantially more than inverters that utilize silicon that is rated for 1200 Volt applications. Accordingly, a system and method are needed to address the shortfalls of present technology and to provide other new and innovative features.
Exemplary embodiments of the present invention that are shown in the drawings are summarized below. These and other embodiments are more fully described in the Detailed Description section. It is to be understood, however, that there is no intention to limit the invention to the forms described in this Summary of the Invention or in the Detailed Description. One skilled in the art can recognize that there are numerous modifications, equivalents and alternative constructions that fall within the spirit and scope of the invention as expressed in the claims.
In one embodiment, the invention may be characterized as a photovoltaic system including a first and second inputs adapted to couple to a first and second rails of a photovoltaic array. In this embodiment, an inverter is configured to convert DC power from the photovoltaic array to AC power, and an interface portion, which is coupled to the first and second inputs and the inverter, is configured to isolate at least one of the first and second inputs from the inverter and to modulate an application of a voltage from the photovoltaic array to the inverter so as to increase a load on the photovoltaic array and to reduce the voltage applied from the photovoltaic array to the inverter.
In another embodiment the invention may be characterized as a method for interfacing a photovoltaic array with an inverter. The invention in this embodiment includes electrically isolating the photovoltaic array from the inverter, applying an initial voltage at an output of a photovoltaic array, modulating a load placed on the photovoltaic array so as to provide a reduced voltage at the output of the photovoltaic array, and utilizing the reduced voltage to apply power to the inverter.
In yet another embodiment, the invention may be characterized as a photovoltaic interface including two inputs capable of coupling to a photovoltaic array, the inputs configured to receive an initial voltage applied by the photovoltaic array. In addition, the interface in this embodiment includes two outputs capable of coupling to an inverter, the outputs configured to apply an operating voltage to the inverter. And a switching segment in this embodiment is configured to gradually place a load across the two inputs so as to reduce the initial voltage applied by the photovoltaic array to the operating voltage of the inverter.
As previously stated, the above-described embodiments and implementations are for illustration purposes only. Numerous other embodiments, implementations, and details of the invention are easily recognized by those of skill in the art from the following descriptions and claims.
Various objects and advantages and a more complete understanding of the present invention are apparent and more readily appreciated by reference to the following Detailed Description and to the appended claims when taken in conjunction with the accompanying Drawings wherein:
Referring now to the drawings, where like or similar elements are designated with identical reference numerals throughout the several views, and referring in particular to
In general, the photovoltaic array 102 converts solar energy to DC electrical power, which is converted to AC power (e.g., three-phase power) by the inverter 108. And the PV interface 204 generally operates to enable the inverter 108, which is designed to operate at lower voltages, to be utilized in connection with the PV array 102 that operates at least a portion of the time (e.g., while unloaded) at a voltage that exceeds the designed operating voltage of the inverter 108.
In many embodiments, the PV interface 104 is a low duty factor device, which operates only briefly during startup and/or shut down, to gradually connect or disconnect the PV array 102 to the inverter 108. In some embodiments for example, the PV interface 104 operates for one, or just a few, second(s) during startup and/or shut down. In some implementations for example, the duty cycle of a switching segment in the interface is pulse width modulated from a low to a high duty cycle (e.g., from 10% to 100%) to gradually load the PV array 102, and as a consequence, reduce a voltage of the array 102 from an initial voltage (e.g., unloaded voltage) to a lower voltage (e.g., approximately an optimal voltage of the inverter 108).
Once the PV array 102 is loaded, and the voltage of the PV array is reduced from its initial voltage, the interface 104 couples the PV array 102 to the inverter 108 and the switching segment of the interface 104 is removed from operation. As a consequence, in many embodiments, the inverter 108 is not exposed to the potentially damaging open load voltages of the PV array 102, and during steady state operation (e.g., after the voltage of the PV array 102 is reduced), the effect of the switching segment of the interface 104 upon the efficiency of the system 100 is insubstantial. In several embodiments, however, the efficiency of the system 100 is substantially improved relative to the prior art because the inverter 108 is realized by silicon that is designed to operate at voltages that are lower than the initial (e.g., unloaded voltage) of the PV array 102.
As discussed further herein, in some embodiments the photovoltaic array 102 is a bipolar array, and in many of these embodiments, at least a portion of the array 102 is disposed so as to operate at a positive voltage with respect to ground while another portion of the array 102 operates below ground. But this is certainly not required, and in other embodiments the photovoltaic array 102 is a monopolar array, which in some variations operates at voltages substantially higher than ground or lower than ground.
In some embodiments, the cells in the array 102 include crystalline (e.g., monocrystalline or polycrystalline) silicon that operates in an open load state at 1200 Volts and operates in a loaded state between 780 and 960 Volts. And in other embodiments the array includes cells comprising amorphous silicon that operates in an open load state at 1400 Volts and a loaded state around 900 Volts. One of ordinary skill in the art will appreciate, however, that the photovoltaic array 102 may include a variety of different type photovoltaic cells that are disposed in a variety of different configurations. For example, the photovoltaic cells may be arranged in parallel, in series or a combination thereof.
As discussed further herein, several embodiments of the interface 104 beneficially enable low cost and efficient inverters to be utilized in connection with efficient, high voltage PV arrays. For example, instead of utilizing 1400 Volt silicon (e.g., in IGBTs of the inverter 108) to accommodate 1400 Volt open-load PV voltages, in some embodiments 1200 Volt silicon is implemented in the inverter 108, which is roughly half the cost of 1400V silicon and is much more efficient.
Referring next to
As shown, the shunt switch 206 is disposed across the positive and negative rails of the array 202 and is coupled to a control segment 210 of the interface 204 by an input lead 212. In addition, a diode 214 is arranged in series, along a positive rail of the system 200, with a contactor 216, which is coupled to the control segment 210 by a control lead 218. Although not depicted, the negative rail of the interface in many implementations also includes a DC contactor to disconnect and connect the negative output of the array 202 to the inverter 208.
In many embodiments, the switch 206 is an insulated-gate bipolar transistor (IGBT) disposed so that a collector-emitter current path of the IGBT is coupled between the positive and negative rails of the interface 204, and the gate of the switch 206 is coupled to the control lead 212. In other embodiments, however, the switch 206 is implemented by other switching technologies without departing from the scope of the claimed invention.
In some embodiments, the control segment 210 is realized by a processor that is configured to execute instructions stored in a memory, but this is not required, and in other embodiments the control segment 210 is realized by hardware. It is also contemplated that the control segment 210 in yet other embodiments is implemented by a combination of hardware and software. It should also be recognized that the depiction of the control segment 210 is merely logical and that the interface 204 may be controlled by control components that are distributed within and/or outside of the interface 204.
In some embodiments the interface 204 is utilized during start-up to bring the inverter 208 online with the array 202 while the array 202 is generating an initial voltage that is potentially damaging to the inverter 208. And in other embodiments, the interface 204 is employed during shut down to remove the inverter 208 from the array while the array 202 is still applying a substantial voltage across the rails of the system 200. And in yet other embodiments, the interface 204 is used both during start-up and shut down.
During an exemplary start-up process, the capacitor 215 is charged to approximately an operating voltage (e.g., approximately 900 Volts) of the inverter 208 (e.g., using soft start switch gear not shown or the PV array 202), and the inverter 208 is turned on with the contactor 216 open. The shunt switch 206 is then closed so that the array 202 is shorted out, and then the contactor 216 is closed before current is forced into the inverter 208 by opening the shunt switch 206. The diode 214 in this embodiment prevents damage to the bus capacitor 215 while the shunt switch 206 is closed.
During shut down, in one embodiment, the shunt switch 206 is closed so as to prevent a substantial amount of current from flowing through the contactor 216 to the inverter 208. The contactor 216 is then opened 216 to isolate the inverter 208 from the array 202, and then the shunt switch 206 is opened.
Referring next to
In many modes of operation, the interface 304 depicted in
As shown, initially when the array 302 is exposed to sunlight, but is not yet coupled to the inverter 308, the contactor 316 is open and the array 302 applies an open load voltage V1 to the interface 304, but no current flows from the array 302, through the interface 304, to the inverter 308. At a time t1 the switch 320 is closed briefly, as shown in
As shown in
In many embodiments, once the voltage output by the array 302 is reduced to a desirable level (e.g., a level that is tolerable to the inverter 308 and/or an optimal level for power transfer), the contactor 316 is closed and the switch 320 is opened so that the voltage V2 output from array 302 is applied to the inverter 308. In some embodiments for example, the voltage V1 is approximately 1200 VDC and V2 is approximately 900 VDC.
In some embodiments, the interface 304 is also configured to decouple the inverter 308 from the array 302 while the array 302 is applying a substantial voltage (e.g., full-load voltage) to the inverter 308. In these embodiments, the switch 320 is closed, and then the contactor 316 is opened so as to enable the switch 320 to gradually decouple the array 302 from the inverter 308 by being switched from a high duty cycle (e.g., 100% duty cycle) to a low duty cycle (e.g., 0%).
Referring next to
Although either the series switch 320, discussed with reference to
Referring next to
As discussed, in some embodiments a switch segment that includes a shunt switch (e.g., shunt switch 206) is utilized to modulate a load that is placed on the array. And in other embodiments a switching segment that includes a series-arranged switch (e.g., series-arranged switch 320) is utilized to modulate a load that is placed across the array.
In conclusion, the present invention provides, among other things, a system and method for interfacing with a photovoltaic array. Those skilled in the art can readily recognize that numerous variations and substitutions may be made in the invention, its use and its configuration to achieve substantially the same results as achieved by the embodiments described herein. Accordingly, there is no intention to limit the invention to the disclosed exemplary forms. Many variations, modifications and alternative constructions fall within the scope and spirit of the disclosed invention as expressed in the claims.
Number | Name | Date | Kind |
---|---|---|---|
3986097 | Woods | Oct 1976 | A |
4025862 | Gautheron | May 1977 | A |
4054827 | Reimers | Oct 1977 | A |
4080646 | Dietrich | Mar 1978 | A |
4128793 | Stich | Dec 1978 | A |
4161023 | Goffeau | Jul 1979 | A |
4678983 | Rouzies | Jul 1987 | A |
4748311 | Thomas | May 1988 | A |
4768096 | Cannella et al. | Aug 1988 | A |
5270636 | Lafferty | Dec 1993 | A |
5451962 | Steigerwald | Sep 1995 | A |
5781419 | Kutkut | Jul 1998 | A |
5923100 | Lukens et al. | Jul 1999 | A |
5932994 | Jo et al. | Aug 1999 | A |
6115273 | Geissler | Sep 2000 | A |
6266260 | Zahrte | Jul 2001 | B1 |
6404655 | Welches | Jun 2002 | B1 |
6625046 | Geissler | Sep 2003 | B2 |
6812396 | Makita | Nov 2004 | B2 |
6844739 | Kasai et al. | Jan 2005 | B2 |
6914418 | Sung | Jul 2005 | B2 |
7053506 | Alonso | May 2006 | B2 |
7292419 | Nemir | Nov 2007 | B1 |
7605498 | Ledenev et al. | Oct 2009 | B2 |
7619200 | Seymour et al. | Nov 2009 | B1 |
7701081 | Seymour | Apr 2010 | B2 |
7710752 | West | May 2010 | B2 |
7719140 | Ledenev et al. | May 2010 | B2 |
7733670 | Feng et al. | Jun 2010 | B2 |
7768751 | Gilmore et al. | Aug 2010 | B2 |
20010004322 | Kurokami | Jun 2001 | A1 |
20010023703 | Kondo et al. | Sep 2001 | A1 |
20010048605 | Kurokami et al. | Dec 2001 | A1 |
20020105765 | Kondo et al. | Aug 2002 | A1 |
20030155887 | Bourilkov et al. | Aug 2003 | A1 |
20030172968 | Armer et al. | Sep 2003 | A1 |
20040211459 | Suenaga et al. | Oct 2004 | A1 |
20050139259 | Steigerwald | Jun 2005 | A1 |
20050180181 | Gaudreau et al. | Aug 2005 | A1 |
20050279402 | Ahn et al. | Dec 2005 | A1 |
20060221653 | Lai | Oct 2006 | A1 |
20060227472 | Taylor | Oct 2006 | A1 |
20080291706 | Seymour et al. | Nov 2008 | A1 |
20090032082 | Gilmore | Feb 2009 | A1 |
20090078304 | Gilmore | Mar 2009 | A1 |
20090167086 | Seymour | Jul 2009 | A1 |
20090167097 | Seymour et al. | Jul 2009 | A1 |
20090190275 | Gilmore | Jul 2009 | A1 |
20090217964 | Gilmore et al. | Sep 2009 | A1 |
20090283130 | Gilmore | Nov 2009 | A1 |
20100132758 | Gilmore | Jun 2010 | A1 |
Number | Date | Country |
---|---|---|
05-025890 | Feb 1993 | JP |
06-252434 | Sep 1994 | JP |
07-049721 | Feb 1995 | JP |
11285260 | Oct 1999 | JP |
2000358370 | Dec 2000 | JP |
2002-319687 | Oct 2002 | JP |
2003-124492 | Apr 2003 | JP |
2004015941 | Jan 2004 | JP |
2004343909 | Dec 2004 | JP |
2005204485 | Jul 2005 | JP |
2006187150 | Jul 2006 | JP |
2007-201257 | Aug 2007 | JP |
20-2006-0021132 | Oct 2006 | KR |
2007022955 | Jan 2007 | WO |
Number | Date | Country | |
---|---|---|---|
20090167097 A1 | Jul 2009 | US |