Arnold, M. H. and Scott, W. S., “An Interactive Maze Router with Hints,” 25th ACM/IEEE Design Automation Conference, 1988, Paper 41.4, pp. 672-676. |
Tsai, Chia-Chun et al., “An H-V Alternating Router,” IEEE Transactions on Computer-Aided Design, vol. 11, No. 8, Aug. 1992, pp. 976-991. |
Margarino, A. et al., “A Tile-Expansion Router,” IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 4, Jul. 1987, pp. 507-517. |
Liu, Le-Chin E. et al., “Chip-Level Area Routing,” International Symposium on Physical Design, Proceedings of the 1998 International Symposium on Physical, Monterey, CA, 1998, ACM Press, NY, NY pp. 197-204. |
Cong, Jason et al, “An Implicit Connection Graph Maze Routing Algorithm for ECO Routing,” ACM SIGDA proceedings 1999, Session 3B: Routing, 5 pp.; [online] Downloaded from the Internet May 14, 2002, URL: <http://www.sigda.org/Archives/ProceedingsArchives/Iccad99/pdffiles/03b 2.pdf>. |
Dion, J. and Monier, L.M., “Contour: A Tile-based Gridless Router,” WRL Research Report 95/3, Digital Western Research Laboratory, Palo Alto, CA, Mar. 1995, 30 pp. [online] Downloaded from the Internet May 14, 2002, URL: <ftp://gatekeeper.research.compaq.com/pub/DEC/WRL/research-reports/WRL-TR-95.3.pdf>. |
Wu, Ying-Fung et al., “Rectilinear Shortest Paths and Minimum Spanning Trees in the Presence of Rectilinear Obstacles,” IEEE Transactions on computers, vol. C-36, No. 3, Mar. 1987, pp. 321-331. |
Zheng, S. Q. et al., “Finding Obstacle-Avoiding Shortest Paths Using Implicit Connection Graphs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, No. 1, Jan. 1996, pp. 103-110. |