Johnson, Mike. "Superscalar Microprocessor Design", Prentice-Hall, Inc. 1991;pp. 1-7. |
Hennessy, John L., and David A. Patterson, "Computer Architecture A Quantitative Approach", Morgan Kaufmann Publishers, Inc., 1990, sections 5.3, 6.1-6.3. |
Journal of Supercomputing, vol. 7, No. 1/02, 1 May 1993, pp.143-180, Beck G R et al: "The Cydra 5 Minisupercomputer: Architecture and Implementation". |
IEEE Journal of Solid-State Circuits, vol. 25, No. 1, 1 Feb. 1990, New York US, pp. 100-106, Kazutaka Nogami et al: "A 9-NS Hit-Delay 32-Kbyte Cache Macro for High-Speed Risc". |
IEEE Micro. vol. 15, No. 2, 1 Apr. 1995, pp. 33-43, Edmondson J H et al : "Superscalar Instruction Execution in the 21164 Alpha Microprocessor". |
Serra, Micaela & Dervisoglu, Bulent I, "Testing", Chapter 79, The Electrical Engineering Handbook, Richard C. Dorf, Editor-in-Chief, pp. 1808-1837, CRC Press. |
L-T Wang et al., "Feedback Shift Registers For Self-Testing Circuits", VLSI Systems Design, Dec. 1986. |
Masakazu Shoji, "CMOS Dynamic Gates", Chapter 5, AT&T CMOS Digital Circuit Technology, Prentice Hall, 1988, pp.210-257. |
Guthrie, Charles, "Power-On Sequencing For Liquid Crystal Displays; Why, When, And How", Sharp Application Notes, Sharp Corporation, 1994, pp. 2-1 thru 2-9. |
Bernd Moeschen, "NS32SP160--Feature Communication Controller Architecture Specification", National Semiconductor, Rev. 1.0, May 13, 1993. |
Agarwal, Rakesh K., 80.times.86 Architecture and Programming, vol. II: Architecture Reference, Chapter 4, Prentice Hall, 1991, pp. 542-543. |
Intel486 Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1993. |
"8237A High Performance Programmable DMA Controller (8237A, 8237A-4, 8237A-5)", Peripheral Components, Intel, 1992, pp. 3-14 thru 3-50. |
Kane, Gerry, "R2000 Processor Programming Model", Chapter 2, MIPS RISC Architecture, MIPS Computer Systems, Inc. |
Hennessy, John, et al., "Interpreting Memory Addresses", Computer Architecture A Quantitative Approach, pp. 95-97, Morgan Kaufmann Publishers, Inc. 1990. |
PowerPC601 Reference Manual, IBM, 1994, Chapter 9, "System Interface Operation", pp. 9-15 thru 9-17. |
Intel Corp. Microsoft Corp., Advanced Power Management (APM) BIOS Interface Specification, Revision 1.1, Sep. 1993. |
Intel Corporation, i486 Micro Processor Hardware Reference Manual, Processor Bus, pp. 3-28 thru 3-32. |