Plasma based photoresist removal system for cleaning post ash residue

Information

  • Patent Grant
  • 8716143
  • Patent Number
    8,716,143
  • Date Filed
    Friday, February 10, 2012
    13 years ago
  • Date Issued
    Tuesday, May 6, 2014
    10 years ago
Abstract
A method of cleaning a low dielectric constant film in a lithographic process includes providing a dielectric film having thereover a resist composition, the dielectric film having a dielectric constant no greater than about 4.0, and stripping the resist composition to leave a substantially silicon-containing ash residue on the dielectric film. The method then includes contacting the ash residue with plasma comprising an ionized, essentially pure noble gas such as helium to remove the resist residue without substantially affecting the underlying dielectric film.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


The present invention relates to a cleaning process used in a semiconductor lithographic manufacturing system and, in particular, to a method for cleaning ash reside on low dielectric constant films after photoresist removal.


2. Description of Related Art


Integrated circuits (ICs) are fabricated on semiconductor wafer substrates by a photolithographic process. The lithographic process allows for a mask pattern of the desired circuit or portion thereof to be transferred via radiant energy of selected wavelengths to a photoresist film on a substrate. Those segments of the absorbed aerial image, whose energy exceeds a threshold energy of chemical bonds in the photoactive component of the photoresist material, create a latent image in the resist. The latent image marks the volume of resist material that either is removed during the development process (in the case of positive photoresist) or remains after development (in the case of negative photoresist) to create a three-dimensional pattern in the resist film. In subsequent processing, the resulting resist film pattern is used as an etch mask to remove underlying substrates from the areas of the patterned openings in the resist layer, or to drive dopants into areas of the substrate not protected by the resist layer.


All the photoresist must be removed before the substrates are subsequently processed. Additionally, any etch-related residues must be thoroughly removed before subsequent processing to avoid embedding impurities in the device. Various methods have been disclosed for cleaning resist residue. For example, U.S. Pat. No. 6,848,455 discloses that resist contaminants are removed from a semiconductor wafer by the in-situ generation of oxidizing species, by the simultaneous application of ultra-violet radiation and chemicals containing oxidants such as hydrogen peroxide and dissolved ozone. Ultrasonic or megasonic agitation is also employed to facilitate resist removal.


Wet cleaning processes have often damaged underlying substrate layers. Plasma based chemically reactive cleaning processes have been used for traditional IC structures that employ Si02 as the inter-layer dielectric since they do not result in any damage to the dielectric material. Such processes for stripping photoresist have employed a plasma formed from a mixture of gases with the presence of oxygen in the plasma. The highly reactive oxygen based plasma reacts with and oxidizes the organic photoresist to form volatile components that are carried away from the wafer surface.


It has been found that highly oxidizing conditions are also generally unsuitable for use on low dielectric constant (low-k) materials, i.e., those having a dielectric constant generally below about 2.7 to 3.0. low-k materials have been used as inter-metal and/or inter-layer dielectrics between conductive interconnects employed to reduce the delay in signal propagation due to capacitive effects. The lower the dielectric constant of the dielectric material, the lower the capacitance of the dielectric and the lower the RC delay of the integrated circuit. Typically, low-k dielectrics are silicon-oxide based materials with some amount of incorporated carbon, commonly referred to as carbon doped oxide (CDO). An example of a CDO is CORAL brand carbon-doped oxides, from Novellus Systems, Inc. of San Jose, Calif. It is believed, although not necessarily proven, that the oxygen scavenges or removes carbon from the low-k materials. In many of these materials such as CDOs, the presence of carbon is instrumental in providing a low dielectric constant. Hence, to the extent that the oxygen removes carbon from these materials, it effectively increases the dielectric constant. As processes used to fabricate integrated circuits move toward smaller and smaller dimensions and requires the use of dielectric materials having lower and lower dielectric constants, it has been found that the conventional strip plasma conditions are not suitable.


Plasma processes that employ NF3 in combination with He have been used with some success for cleaning post etch residues. However, if the amount of fluorine is not controlled properly, excessive residue may remain (F ratio too low), or there is excessive loss of dielectric (F ratio too high). Excessive loss of dielectric leads to loss of critical dimension (CD), the smallest dimension of a shape, pattern or feature that can be produced by the lithographic manufacturing system.


Hydrogen plasmas or hydrogen-based plasmas with a weak oxidizing agent are effective at stripping photo-resist and removing residues from low-k dielectric layers without the problems associated with conventional strip plasmas. However, these methods require a high hydrogen flow to achieve an acceptable strip rate. Because high hydrogen flow requires costly abatement and pump systems, it is desirable to have hydrogen flow as low as possible while maintaining an acceptable strip rate. In addition, it is desirable to reduce hydrogen flow due to hydrogen's flammability and the dangers associated with handling and abating it.


Others have reported using hydrogen-based plasmas with inert gases such as hydrogen and helium introduced with hydrogen at the plasma source. Han et al. U.S. Pat. Nos. 6,281,135 and 6,638,875 describe using a mixture of hydrogen, helium and fluorine and Zhao et al. U.S. Pat. Nos. 5,660,682 and 6,204,192 describe using a mixture of hydrogen and argon. However, helium or argon ions in the plasma have harmful effects. Mixtures of hydrogen and helium result in high plasma damage on low-k materials due to the long life of ionized helium plasma. Ionized argon causes unwanted sputtering of the quartz material in the plasma tube (the portion of some reactors where the plasma is formed). Introduction of argon to hydrogen plasmas has also been shown to reduce strip rate.


U.S. application Ser. No. 11/011,273 owned by the assignee of the instant invention discloses an improved method and an apparatus for stripping photoresist and removing etch-related residues from dielectric materials. After generating a plasma from a hydrogen gas, optionally containing a weak oxidizing agent such as carbon dioxide, an inert gas is introduced to the plasma downstream of the plasma source and upstream of a showerhead that directs gas into the reaction chamber. The inert gas mixes with the plasma, reducing the required hydrogen flow rate and improving the low-k dielectric strip rate and strip rate uniformity.


Despite the improvements of the latter in the ashing or stripping of the low-k photoresist materials, it has been found that some high silicon content residue may still remain after such hydrogen plasma cleaning.


Consequently, a need exists in the art for the development of an alternative or additional stripping and cleaning process that effectively remove post-ashing reside and that does not remove excessive amounts of the low-k dielectric materials or otherwise affect or materially alter the properties of low-k dielectric materials.


SUMMARY OF THE INVENTION

Bearing in mind the problems and deficiencies of the prior art, it is therefore an object of the present invention to provide an improved method of cleaning resist from wafer substrates in a lithographic process.


It is another object of the present invention to provide a method of removing resist residue remaining after stripping of a resist layer from a dielectric layer.


A further object of the invention is to provide a method of removing resist residue without damaging an underlying low-k dielectric layer.


It is yet another object of the present invention to provide a method of removing resist residue without affecting critical dimension features etched into an underlying low-k dielectric layer.


Still other objects and advantages of the invention will in part be obvious and will in part be apparent from the specification.


The above and other objects, which will be apparent to those skilled in art, are achieved in the present invention which is directed to a method of removing resist reside from a workpiece comprising providing a substrate having thereover a residue to be removed, introducing over the substrate and residue an ionizable gas consisting essentially of at least one noble gas, applying energy to the noble gas to create a plasma of the noble gas, and contacting the residue with the noble gas plasma to remove the residue without substantially harming the underlying substrate.


The preferred noble gas comprises helium. The method is particularly useful where the residue is resist residue, comprising silicon, and the substrate is a dielectric film, such as a low-k dielectric film having a dielectric value less than about 3.0.


In another aspect, the present invention is directed to a method of cleaning a low dielectric constant film in a lithographic process comprising providing a dielectric film having thereover a resist composition, the dielectric film having a dielectric constant no greater than about 4.0, and stripping the resist composition to leave a substantially silicon-containing ash residue on the dielectric film. The method then includes contacting the ash residue with plasma comprising an ionized, essentially pure noble gas to remove the resist residue without substantially affecting the underlying dielectric film.


Yet another aspect of the present invention is directed to a method of cleaning a low dielectric constant film in a lithographic process comprising providing a dielectric film having thereover a resist composition, the dielectric film having a dielectric constant no greater than about 4.0 and hydrogen plasma stripping the resist composition to leave on the substrate residue of the resist composition. The method then includes removing the hydrogen and introducing over the substrate and residue an ionizable gas consisting essentially of at least one noble gas, applying energy to the noble gas to create a plasma of the noble gas, and contacting the residue with the noble gas plasma to remove the residue without substantially harming the underlying substrate.


The aforementioned methods of noble gas plasma removal of the residue may take place at a temperature between about 20 and 450° C.





BRIEF DESCRIPTION OF THE DRAWINGS

The features of the invention believed to be novel and the elements characteristic of the invention are set forth with particularity in the appended claims. The figures are for illustration purposes only and are not drawn to scale. The invention itself, however, both as to organization and method of operation, may best be understood by reference to the detailed description which follows taken in conjunction with the accompanying drawings in which:



FIG. 1 is a cross-sectional elevational view of layers deposited on a wafer substrate, with a patterned photoresist layer over a low-k dielectric layer to be etched.



FIG. 2 is a cross-sectional elevational view of the wafer substrate layers of FIG. 1 after the low-k dielectric layer has been etched and the photoresist layer has been stripped, showing the residue layer. The residue may consist of sparsely dispersed patches of string-like material.



FIG. 3 is a cross-sectional elevational view of the wafer substrate layers of FIG. 2 after the residue layer has been cleaned by the noble plasma process gas method of the present invention, without damage to the low-k dielectric layer.





DESCRIPTION OF THE PREFERRED EMBODIMENTS

In describing the preferred embodiment of the present invention, reference will be made herein to FIGS. 1-3 of the drawings in which like numerals refer to like features of the invention.


While the method of the present invention may be used to efficiently and effectively to remove materials from low-k dielectric films, it is not limited to low-k dielectric films, or even to dielectrics. The invention is also not limited to any particular category of low-k dielectrics. For instance, the present invention may be effectively used with dielectrics with k values less than 4.0 (also known as first generation low-k dielectrics), dielectrics with k values less than about 2.8 (second generation low-k dielectrics) and dielectrics with k values less than about 2.0 (ultralow-k dielectrics). The low-k dielectric may be porous or non-porous (the latter sometimes referred to as a dense low-k dielectric). Generally, low-k dense dielectrics are those having k values no greater than 2.8 and low-k porous dielectrics are those having k values no greater than 2.2. Low-k dielectrics of any suitable composition may be used, including silicon oxide based dielectrics doped with fluorine and/or carbon. Non-silicon oxide based dielectrics, such as polymeric materials, may also be used. Any suitable process may be used to deposit the low-k dielectric, including as spin-on deposit and CVD deposit techniques. In the case of forming porous dielectrics, any suitable method may be used. A typical method involves co-depositing a silicon-based backbone and an organic porogen and subsequently removing the porogen component, leaving a porous dielectric film. Other methods include sol-gel techniques. Specific examples of suitable low-k films are carbon based spin-on type films sold under the trademark SiLK by Dow Chemicals, Inc. and CVD deposited porous films sold under the trademark CORAL by Novellus Systems, Inc.


The method of the present invention is most advantageously used to remove resist residue remaining after ashing by the method of U.S. application Ser. No. 11/011,273, the disclosure of which is hereby incorporated by reference.


In general, reactive plasma cleaning is performed in situ in a plasma reactor in which the processing chamber promotes excitation and/or disassociation of the reactant gases by the application of RF energy with capacitively coupled electrodes disposed in the processing chamber. The plasma typically creates a highly reactive species that reacts with and etches away the unwanted deposition material present in the processing chamber.


The plasma reactor apparatus that may be used in practicing the present invention includes a vacuum pump for creating a vacuum in the process chamber. The apparatus of the invention also includes a process gas inlet assembly such as a pressurized gas cylinder coupled to an inlet conduit connected to a gas distribution faceplate or showerhead in the process chamber. The semiconductor wafer substrate or other workpiece rests on a pedestal or platen, which may apply a bias to the substrate. An RF or other power supply applies electrical power between the gas distribution faceplate or showerhead and the pedestal to excite the process gas or mixture of gasses to form a plasma within the cylindrical reaction region between the faceplate and pedestal.


The ionizable process gas used in the present invention is preferably helium, although other ionizable noble gases or mixture of noble gases may be used. Such other gases include neon, argon, krypton, xenon or radon, or mixtures thereof. The noble gas is essentially pure, preferably with a purity of at least about 99.99% by weight, and contains essentially no oxidizers or other reactive agents. During operation, the plasma process gas moves from one side of the vacuum chamber to the other side due to the vacuum generated on the side of the vacuum chamber opposite the side from which the ionizable process gas flows into the chamber. The plasma process gas diffuses across the surface of the wafer substrate removing unwanted resist residue and carrying the material towards the vacuum pump assembly. It may be desirable to keep the wafer temperature within a desired temperature range, such as about 20 to 450° C., and a heating or cooling element may be supplied in the process chamber for such purpose.


As shown in FIG. 1, a wafer 20 comprises substrate layers 26, 28, which may various types of polysilicon, aluminum, copper or other typical films, over which is deposited a low-k dielectric layer 24. A resist layer 22 over the dielectric layer is exposed to a device pattern and developed to remove a volume of resist material 30 corresponding to the pattern. The remaining resist layer 22 is then used as a mask to etch a corresponding volume of material 24′ from the dielectric layer 24, for example, by reactive ion etching (RIE). The wafer may then be subject to an ashing process to strip and remove the resist layer, for example by transfer to a plasma reactor and hydrogen plasma stripping of the low-k dielectric film as in the aforementioned U.S. application Ser. No. 11/011,273. FIG. 2 shows the via or trench 32 etched into dielectric layer 24. After stripping, the wafer 20 may still contain post-ash reside comprising a layer of silicon 22′ remaining from the resist layer composition. The wafer is then subject to the plasma cleaning method of the present invention using an essentially pure noble process gas. The noble gas plasma processing may be conducted in the same reactor used for the hydrogen plasma ashing process. Subsequently, as shown in FIG. 3, the surface 24a of the resist layer is substantially free of the post-ash silicon residue, and the dimensions of the etched via or trench 32 in the dielectric layer are unaffected.


The following example is intended as further illustration of the invention but is not necessarily limitative except as set forth in the claims. All parts and percentages are by weight unless otherwise indicated.


Example

A batch Gamma 2130™ plasma reactor made by Novellus Systems can be used to ash a low-k dielectric film and clean it using the method of the present invention. The plasma reactor had six stations within the process chamber. A semiconductor wafer having a photoresist film over a dielectric film having a dielectric constant of 2.24 to 2.26 (according to Hg probe measurement of blanket film) was placed on the platen and subjected to the hydrogen plasma cleaning process of U.S. application Ser. No. 11/011,273 in the first five stations to remove the photoresist layer.


After the fifth station, a thin photoresist reside layer substantially comprising silicon remained on the low-k dielectric layer. In the sixth station, essentially pure helium 99.99% purity) was introduced over the low-k dielectric layer in an amount of about 2000 seem. An RF power supply set at 500 W applied high frequency voltage between the electrode and the wafer pedestal, with a bias of about 13.56 mHz applied to the wafer, to ionize the helium gas. The plasma sputtering continued at about 70° C. for about 120 seconds, after which the process was stopped and the wafer with the low-k film was removed from the reactor.


Subsequent scanning electron microscopy revealed that essentially all of the residue was removed from the low-k dielectric film surface, without incurring any substantial damage to the dielectric film properties. Additionally, the critical or other dimensions of the via, trench or other features etched into the dielectric layer are unaffected.


The noble gas flow rate, RF power setting, time of exposure and other parameters may be adjusted to achieve desired results for other cleaning tasks.


Thus, the present invention provides an improved method of cleaning resist from wafer substrates in a lithographic process, particularly when removing resist residue remaining after stripping of a resist layer from a dielectric layer. The present invention eliminates the need for fluorine compounds, such as NF3 or CF4, in the plasma gas, with improved control over the amount of photoresist and residue removal and without damaging the underlying low-k dielectric substrate.


While the present invention has been particularly described, in conjunction with a specific preferred embodiment, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art in light of the foregoing description. It is therefore contemplated that the appended claims will embrace any such alternatives, modifications and variations as falling within the true scope and spirit of the present invention.

Claims
  • 1. A method of removing a resist layer from a substrate comprising: subjecting the substrate to an ashing process to remove the resist layer, thereby leaving a post-ash residue to be removed, wherein the ashing process includes exposing the resist layer to a hydrogen plasma;applying energy to an ionizable gas consisting essentially of a noble gas to create a plasma consisting essentially of species of the noble gas; andcontacting the post-ash residue only with the plasma to remove essentially all of the post-ash residue without substantially harming the underlying substrate, wherein essentially all of the post-ash residue is removed by contact with the plasma.
  • 2. The method of claim 1 wherein the substrate includes a dielectric film.
  • 3. The method of claim 1 wherein the resist layer is removed from a dielectric film.
  • 4. The method of claim 1 wherein the substrate includes a dielectric film having a dielectric value less than about 3.0.
  • 5. The method of claim 1 wherein the substrate is subjected to an ashing process and is contacted with the plasma the in the same process chamber.
  • 6. The method of claim 1 wherein the substrate is subjected to an ashing process in one or more stations of a process chamber and is contacted with the plasma in a separate station of the process chamber.
  • 7. The method of claim 1 wherein the post-ash residue comprises silicon.
  • 8. The method of claim 1 wherein the plasma removal of the post-ash residue is at a temperature between about 20° C. and 450° C.
  • 9. The method of claim 1 wherein the plasma is created upstream of the substrate.
  • 10. The method of claim 1 wherein the plasma is created between the substrate and an electrode.
  • 11. A method of cleaning resist residue from a film disposed in a chamber comprising: generating, in a plasma source upstream of the chamber, a plasma consisting essentially of one or more ionized, essentially pure noble gases; andcontacting the resist residue with the plasma to remove the resist residue without substantially affecting the underlying film, wherein the generating and contacting operations are performed after stripping resist from the film using a hydrogen plasma.
  • 12. The method of claim 11 wherein the film is a dielectric film having a dielectric constant no greater than about 2.8.
  • 13. The method of claim 11 wherein the resist residue is removed without contacting the resist residue with a fluorine-containing plasma.
  • 14. The method of claim 11 wherein the plasma removal of the residue is at a temperature between about 20° C. and 450° C.
  • 15. The method of claim 11, wherein the chamber includes multiple stations.
  • 16. The method of claim 11, wherein resist residue is contacted with the plasma in the same chamber as the resist stripping.
  • 17. A method comprising: providing a dielectric film having thereover a resist composition, the dielectric film having a dielectric constant no greater than about 4.0;hydrogen plasma stripping the resist composition to leave on the dielectric film post-ash residue of the resist composition;removing the hydrogen and introducing over the dielectric film and post-ash residue an ionizable gas consisting essentially of one or more noble gases;applying energy to the ionizable gas to create a plasma consisting essentially of species of the one or more noble gases; andcontacting the post-ash residue only with the plasma to remove essentially all of the post-ash residue without substantially harming the underlying dielectric film, wherein essentially all of the post-ash residues are removed by contact with the plasma.
  • 18. The method of claim 17 wherein the dielectric film has a dielectric value less than about 3.0.
  • 19. The method of claim 17 wherein the post-ash resist residue substantially comprises silicon.
  • 20. The method of claim 17 wherein the noble gas plasma removal of the post-ash residue is at a temperature between about 20° C. and 450° C.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of and claims priority from U.S. patent application Ser. No. 11/128,930, filed May 12, 2005, titled “PLASMA BASED PHOTORESIST REMOVAL SYSTEM FOR CLEANING POST ASH RESIDUE,” all of which is incorporated herein by this reference.

US Referenced Citations (203)
Number Name Date Kind
4201579 Robinson et al. May 1980 A
4357203 Zelez Nov 1982 A
4699689 Bersin Oct 1987 A
5122225 Douglas Jun 1992 A
5158644 Cheung et al. Oct 1992 A
5292393 Maydan et al. Mar 1994 A
5354386 Cheung et al. Oct 1994 A
5593541 Wong et al. Jan 1997 A
5626678 Sahin et al. May 1997 A
5633073 Cheung et al. May 1997 A
5660682 Zhao et al. Aug 1997 A
5707485 Rolfson et al. Jan 1998 A
5767021 Imai et al. Jun 1998 A
5792269 Deacon et al. Aug 1998 A
5811358 Tseng et al. Sep 1998 A
5814155 Solis et al. Sep 1998 A
5817406 Cheung et al. Oct 1998 A
5820685 Kurihara et al. Oct 1998 A
5830775 Maa et al. Nov 1998 A
5844195 Fairbairn et al. Dec 1998 A
5900351 Lutsic et al. May 1999 A
5908672 Ryu et al. Jun 1999 A
5911834 Fairbairn et al. Jun 1999 A
5968324 Cheung et al. Oct 1999 A
5980770 Ramachandran et al. Nov 1999 A
6013574 Hause et al. Jan 2000 A
6030901 Hopper et al. Feb 2000 A
6039834 Tanaka et al. Mar 2000 A
6045618 Raoux et al. Apr 2000 A
6054379 Yau et al. Apr 2000 A
6072227 Yau et al. Jun 2000 A
6077764 Sugiarto et al. Jun 2000 A
6083852 Cheung et al. Jul 2000 A
6086952 Lang et al. Jul 2000 A
6098568 Raoux et al. Aug 2000 A
6107184 Mandal et al. Aug 2000 A
6125788 Hills et al. Oct 2000 A
6127262 Huang et al. Oct 2000 A
6129091 Lee et al. Oct 2000 A
6130166 Yeh Oct 2000 A
6156149 Cheung et al. Dec 2000 A
6162323 Koshimizu Dec 2000 A
6171945 Mandal et al. Jan 2001 B1
6177347 Liu et al. Jan 2001 B1
6184134 Chaudhary et al. Feb 2001 B1
6187072 Cheung et al. Feb 2001 B1
6193802 Pang et al. Feb 2001 B1
6194628 Pang et al. Feb 2001 B1
6203657 Collison et al. Mar 2001 B1
6204192 Zhao et al. Mar 2001 B1
6209484 Huang et al. Apr 2001 B1
6230652 Tanaka et al. May 2001 B1
6245690 Yau et al. Jun 2001 B1
6277733 Smith Aug 2001 B1
6281135 Han et al. Aug 2001 B1
6287990 Cheung et al. Sep 2001 B1
6303523 Cheung et al. Oct 2001 B2
6306564 Mullee Oct 2001 B1
6319842 Khosla et al. Nov 2001 B1
6324439 Cheung et al. Nov 2001 B1
6340435 Bjorkman et al. Jan 2002 B1
6342446 Smith et al. Jan 2002 B1
6348725 Cheung et al. Feb 2002 B2
6350701 Yamazaki Feb 2002 B1
6358573 Raoux et al. Mar 2002 B1
6361707 Tanaka et al. Mar 2002 B1
6365516 Frenkel et al. Apr 2002 B1
6395092 Sugiarto et al. May 2002 B1
6413583 Moghadam et al. Jul 2002 B1
6426304 Chien et al. Jul 2002 B1
6448187 Yau et al. Sep 2002 B2
6465964 Taguchi et al. Oct 2002 B1
6511903 Yau et al. Jan 2003 B1
6511909 Yau et al. Jan 2003 B1
6517913 Cheung et al. Feb 2003 B1
6537422 Sakuma et al. Mar 2003 B2
6537929 Cheung et al. Mar 2003 B1
6541282 Cheung et al. Apr 2003 B1
6555472 Aminpur Apr 2003 B2
6562544 Cheung et al. May 2003 B1
6562690 Cheung et al. May 2003 B1
6569257 Nguyen et al. May 2003 B1
6593247 Huang et al. Jul 2003 B1
6596655 Cheung et al. Jul 2003 B1
6632735 Yau et al. Oct 2003 B2
6638875 Han et al. Oct 2003 B2
6656832 Pan et al. Dec 2003 B1
6660656 Cheung et al. Dec 2003 B2
6660663 Cheung et al. Dec 2003 B1
6663715 Yuda et al. Dec 2003 B1
6669858 Bjorkman et al. Dec 2003 B2
6680164 Nguyen et al. Jan 2004 B2
6680420 Pang et al. Jan 2004 B2
6689930 Pang et al. Feb 2004 B1
6693043 Li et al. Feb 2004 B1
6709715 Lang et al. Mar 2004 B1
6720132 Tsai et al. Apr 2004 B2
6730593 Yau et al. May 2004 B2
6734115 Cheung et al. May 2004 B2
6743737 Yau et al. Jun 2004 B2
6764940 Rozbicki et al. Jul 2004 B1
6770556 Yau et al. Aug 2004 B2
6787452 Sudijono et al. Sep 2004 B2
6797188 Shen et al. Sep 2004 B1
6800571 Cheung et al. Oct 2004 B2
6806207 Huang et al. Oct 2004 B2
6837967 Berman et al. Jan 2005 B1
6848455 Shrinivasan et al. Feb 2005 B1
6858153 Bjorkman et al. Feb 2005 B2
6869896 Cheung et al. Mar 2005 B2
6900135 Somekh et al. May 2005 B2
6902682 Shang et al. Jun 2005 B2
6930061 Cheung et al. Aug 2005 B2
7023092 Yau et al. Apr 2006 B2
7070657 Cheung et al. Jul 2006 B1
7074298 Gondhalekar et al. Jul 2006 B2
7160821 Huang et al. Jan 2007 B2
7186648 Rozbicki et al. Mar 2007 B1
7202176 Goto et al. Apr 2007 B1
7205249 Cheung et al. Apr 2007 B2
7227244 Bjorkman et al. Jun 2007 B2
7256134 Kim et al. Aug 2007 B2
7288484 Goto et al. Oct 2007 B1
7297635 Toda et al. Nov 2007 B2
7344993 Balasubramaniam et al. Mar 2008 B2
7390755 Chen et al. Jun 2008 B1
7432209 Delgadino et al. Oct 2008 B2
7465680 Chen et al. Dec 2008 B2
7468326 Chen et al. Dec 2008 B2
7556712 Yi et al. Jul 2009 B2
7560377 Cheung et al. Jul 2009 B2
7569492 Chen et al. Aug 2009 B1
7585777 Goto et al. Sep 2009 B1
7595005 Balasubramaniam Sep 2009 B2
7597816 Chang et al. Oct 2009 B2
7601272 Nguyen et al. Oct 2009 B2
7628864 Moriya et al. Dec 2009 B2
7651949 Jo Jan 2010 B2
7740768 Goto et al. Jun 2010 B1
8058178 Goto et al. Nov 2011 B1
8058181 Chen et al. Nov 2011 B1
8097527 Yang Jan 2012 B2
8129281 Cheung et al. Mar 2012 B1
8193096 Goto et al. Jun 2012 B2
8435895 Chen et al. May 2013 B2
8444869 Goto et al. May 2013 B1
20010014529 Chen et al. Aug 2001 A1
20020000202 Yuda et al. Jan 2002 A1
20020005392 Luo et al. Jan 2002 A1
20020045331 Aminpur Apr 2002 A1
20020072016 Chen et al. Jun 2002 A1
20020078976 Nguyen Jun 2002 A1
20020081854 Morrow et al. Jun 2002 A1
20020090827 Yokoshima Jul 2002 A1
20020111041 Annapragada et al. Aug 2002 A1
20020132486 Williams et al. Sep 2002 A1
20020139775 Chang et al. Oct 2002 A1
20020185151 Qingyuan et al. Dec 2002 A1
20020185226 Lea et al. Dec 2002 A1
20020187643 Gu et al. Dec 2002 A1
20020197870 Johnson Dec 2002 A1
20030045115 Fang Mar 2003 A1
20030045131 Verbeke et al. Mar 2003 A1
20040084412 Waldfried et al. May 2004 A1
20040245091 Karim et al. Dec 2004 A1
20040248414 Tsai et al. Dec 2004 A1
20050079723 Niimi et al. Apr 2005 A1
20050106888 Chiu et al. May 2005 A1
20050158667 Nguyen et al. Jul 2005 A1
20050196967 Savas et al. Sep 2005 A1
20060046482 Verhaverbeke Mar 2006 A1
20060102197 Chiang et al. May 2006 A1
20060138399 Itano et al. Jun 2006 A1
20060154471 Minami Jul 2006 A1
20060163202 Shimizu Jul 2006 A1
20060191478 Gondhalekar et al. Aug 2006 A1
20060201623 Yoo Sep 2006 A1
20060289384 Pavel et al. Dec 2006 A1
20070040172 Kawakami et al. Feb 2007 A1
20070068900 Kim et al. Mar 2007 A1
20070144673 Yeom Jun 2007 A1
20070178698 Okita et al. Aug 2007 A1
20070224826 Delgadino et al. Sep 2007 A1
20070235137 Tsukamoto et al. Oct 2007 A1
20070281491 Kamp Dec 2007 A1
20080026589 Hubacek et al. Jan 2008 A1
20080102646 Kawaguchi et al. May 2008 A1
20080248656 Chen et al. Oct 2008 A1
20080286697 Verhaverbeke et al. Nov 2008 A1
20090053901 Goto et al. Feb 2009 A1
20090056875 Goto et al. Mar 2009 A1
20090061623 Chang et al. Mar 2009 A1
20090200268 Tappan et al. Aug 2009 A1
20090221148 Uda et al. Sep 2009 A1
20090277871 Berry et al. Nov 2009 A1
20100015812 Nishikawa Jan 2010 A1
20100062591 Lin et al. Mar 2010 A1
20100216312 Yamamoto et al. Aug 2010 A1
20110139175 Cheung et al. Jun 2011 A1
20110139176 Cheung et al. Jun 2011 A1
20110143548 Cheung et al. Jun 2011 A1
20120211473 Goto et al. Aug 2012 A1
20130048014 Shaviv et al. Feb 2013 A1
Foreign Referenced Citations (10)
Number Date Country
0304 068 Feb 1989 EP
1 077 476 Feb 2001 EP
1081754 Jul 2001 EP
2003264170 Sep 2003 JP
2007019367 Jan 2007 JP
2007-266610 Oct 2007 JP
2011071980 Jun 2011 WO
2011072042 Jun 2011 WO
2011072061 Jun 2011 WO
201218375 Feb 2012 WO
Non-Patent Literature Citations (97)
Entry
Kikuchi et al., Native Oxide Removal on Si Surfaces by NF3-Added Hydrogen and Water Vapor Plasma Downstream Treatment, Jpn J. Appl. Phys. vol. 33 (1994), pp. 2207-2211, Part 1, No. 4B, Apr. 1994.
Woody K. Chung, “Downstream Plasma Removal of Mobile Ion Impurity From SIO2”, Published Proceedings of the 8th International Plasma Processing Symposium, Fall 1990, 7 pages.
Woody K, Chung, “Low Damage, Downstream RF Plasma Ashing of High Energy, Heavily Doped Implanted Resists,” Semicon Korea, Dec. 1989.
A. Kalnitsky and W. K. Chung, “Characterization and Optimization of a Single Wafer Downstream Plasma Stripper,” Journal of the Electrochemical Society, vol. 135, No. 9, Sep. 1988, pp. 2338-2341.
Goto et al., “Enhanced Stripping of Low-K Films Using Downstream Gas Mixing,” Novellus Systems, Inc., U.S. Appl. No. 10/890,653, filed Jul. 13, 2004.
U.S. Office Action for U.S. Appl. No. 10/890,653 mailed Jul. 27, 2005.
U.S. Final Office Action for U.S. Appl. No. 10/890,653 mailed Jan. 10, 2006.
U.S. Office Action for U.S. Appl. No. 10/890,653 mailed Jun. 26, 2006.
U.S. Office Action for U.S. Appl. No. 10/890,653 mailed Oct. 11, 2006.
U.S. Office Action for U.S. Appl. No. 10/890,653 mailed Apr. 5, 2007.
Notice of Allowance for U.S. Appl. No. 10/890,653 mailed Jun. 15, 2007.
Allowed Claims for U.S. Appl. No. 10/890,653.
Supplemental Notice of Allowance for U.S. Appl. No. 10/890,653 mailed Jul. 23, 2007.
Goto et al., “Enhanced Stripping of Low-K Films Using Downstream Gas Mixing,” Novellus Systems, Inc., U.S. Appl. No. 11/011,273, filed Dec. 13, 2004.
Notice of Allowance for U.S. Appl. No. 11/011,273 mailed Nov. 28, 2006.
Allowed Claims for U.S. Appl. No. 11/011,273.
Goto et al., “Enhanced Stripping of Low-K Films Using Downstream Gas Mixing,” Novellus Systems, Inc., U.S. Appl. No. 11/712,253, filed Feb. 27, 2007, pp. 1-28.
U.S. Office Action for U.S. Appl. No. 11/712,253 mailed Dec. 23, 2008.
Goto, et al., “Photoresist Strip Method for Low-K Dielectrics,” U.S. Appl. No. 11/859,727, filed Sep. 21, 2007.
U.S. Office Action for U.S. Appl. No. 11/859,727 mailed Oct. 6, 2008.
Notice of Allowance for U.S. Appl. No. 11/859,727 mailed May 1, 2009.
Allowed Claims for U.S. Appl. No. 11/859,727.
Goto, et al., “High Dose Implantation Strip (HDIS) In H2 Base Chemistry,” Novellus Systems, Inc., U.S. Appl. No. 12/251,305, filed Oct. 14, 2008.
Goto, et al., “Photoresist Strip Method for Low-K Dielectrics,” U.S. Appl. No. 12/533,461, filed Jul. 31, 2009.
U.S. Office Action for U.S. Appl. No. 11/712,253 mailed Jul. 17, 2009.
Chen, et al., “Method for Post-Etch Cleans,” U.S. Appl. No. 10/137,096, May 1, 2002.
U.S. Office Action for U.S. Appl. No. 10/137,096 mailed Jul. 11, 2003.
U.S. Final Office Action for U.S. Appl. No. 10/137,096 mailed Jul. 27, 2007.
Notice of Allowance for U.S. Appl. No. 10/137,096 mailed Jan. 15, 2008.
Allowed Claims for U.S. Appl. No. 10/137,096.
Chen, et al., “Method for Post-Etch Cleans,” U.S. Appl. No. 12/111,095, filed Aug. 28, 2008.
U.S. Office Action for U.S. Appl. No. 12/111,095 mailed Aug. 25, 2008.
Notice of Allowance for U.S. Appl. No. 12/111,095 mailed Apr. 3, 2009.
Allowed Claims for U.S. Appl. No. 12/111,095.
Chen, et al., “Method for Post-Etch Cleans,” U.S. Appl. No. 12/502,130, filed Jul. 31, 2009.
U.S. Office Action for U.S. Appl. No. 11/712,253 mailed Jan. 29, 2010.
Notice of Allowance for U.S. Appl. No. 11/548,801 mailed Feb. 17, 2010.
Cheung, et al., “Plasma Based Photoresist Removal System for Cleaning Post Ash Residue,” U.S. Appl. No. 11/128,930, filed May 12, 2005.
U.S. Office Action for U.S. Appl. No. 11/128,930 mailed Sep. 13, 2006.
U.S. Final Office Action for U.S. Appl. No. 11/128,930 mailed Mar. 8, 2007.
U.S. Office Action for U.S. Appl. No. 11/128,930 mailed Mar. 19, 2007.
U.S. Office Action for U.S. Appl. No. 11/128,930 mailed Jun. 29, 2007.
U.S. Office Action for U.S. Appl. No. 11/128,930 mailed Dec. 10, 2007.
U.S. Final Office Action for U.S. Appl. No. 11/128,930 mailed Jul. 21, 2008.
U.S. Office Action for U.S. Appl. No. 11/128,930 mailed Mar. 20, 2009.
U.S. Office Action for U.S. Appl. No. 11/128,930 mailed Sep. 17, 2009.
U.S. Office Action for U.S. Appl. No. 11/128,930 mailed Feb. 26, 2010.
U.S. Final Office Action for U.S. Appl. No. 11/128,930 mailed Sep. 9, 2010.
S. Wolf and R.N. Tauber, (Silicon Processing for the VLSI Era, vol. 1—Process Technology, Lattice Press, 1986), pp. 539-543.
U.S. Office Action for U.S. Appl. No. 12/533,461 mailed Nov. 5, 2010.
U.S. Office Action for U.S. Appl. No. 12/502,130 mailed Dec. 8, 2010.
Cheung, et al. “Ultra Low Silicon Loss High Dose Implant Strip,” U.S. Appl. No. 12/636,582, filed Dec. 11, 2009.
Cheung, et al. “Low Damage Photoresist Strip Method for Low-K Dielectrics,” U.S. Appl. No. 12/636,601, filed Dec. 11, 2009.
Cheung, et al. “Enhanced Passivation Process to Protect Silicon Prior to High Dose Implant Strip,” U.S. Appl. No. 12/963,503, filed Dec. 8, 2009.
U.S. Office Action for U.S. Appl. No. 11/712,253 mailed Mar. 1, 2011.
U.S. Office Action for U.S. Appl. No. 11/128,930 mailed May 10, 2011.
U.S. Final Office Action for U.S. Appl. No. 12/533,461 mailed May 26, 2011.
International Search Report and Written Opinion for Application No. PCT/US2010/059388 mailed Jun. 27, 2011.
International Search Report and Written Opinion for Application No. PCT/US2010/059547 mailed Jul. 13, 2011.
International Search Report and Written Opinion for Application No. PCT/US2010/059517 mailed Jul. 14, 2011.
Notice of Allowance for U.S. Appl. No. 12/533,461 mailed Aug. 12, 2011.
Allowed Claims as of Aug. 12, 2011 for U.S. Appl. No. 12/533,461.
Notice of Allowance for U.S. Appl. No. 12/502,130 mailed Aug. 12, 2011.
Allowed Claims as of Aug. 12, 2011 for U.S. Appl. No. 12/502,130.
U.S. Office Action for U.S. Appl. No. 12/251,305 mailed Nov. 2, 2011.
U.S. Office Action for U.S. Appl. No. 12/786,230 mailed Nov. 10, 2011.
Notice of Allowance for U.S. Appl. No. 11/128,930 mailed Oct. 28, 2011.
Allowed Claims as of Oct. 28, 2011, for U.S. Appl. No. 11/128,930.
Chen, et al., “Methods for Stripping Photoresist and/or Cleaning Metal Regions,” U.S. Appl. No. 11/696,633, filed Apr. 7, 2007.
Office Action mailed Dec. 15, 2009, for U.S. Appl. No. 11/696,633.
Office Action mailed May 26, 2010, for U.S. Appl. No. 11/696,633.
Final Office Action mailed Sep. 20, 2010, for U.S. Appl. No. 11/696,633.
Office Action mailed Jun. 6, 2011, for U.S. Appl. No. 11/696,633.
Final Office Action mailed Sep. 28, 2011, for U.S. Appl. No. 11/696,633.
U.S. Appl. No. 13/274,638, filed Oct. 17, 2011, entitled “Photoresist Strip Method for Low-K Dielectrics.”
U.S. Appl. No. 13/759,958, filed Feb. 5, 2013, entitled “Methods for Stripping Photoresist and/or Cleaning Metal Regions.”
U.S. Appl. No. 13/590,083, filed Aug. 20, 2012, entitled “Photoresist Strip Processes for Improved Device Integrity”.
US Notice of Allowance, dated Feb. 17, 2012, issued in U.S. Appl. No. 12/251,305.
US Office Action, dated Apr. 26, 2013, issued in U.S. Appl. No. 13/462,660.
US Office Action, dated Sep. 6, 2012 issued in U.S. Appl. No. 12/636,582.
US Final Office Action, dated May 13, 2013, issued in U.S. Appl. No. 12/636,582.
US Office Action, dated Mar. 30, 2012, issued in U.S. Appl. No. 12/636,601.
US Final Office Action, dated Sep. 5, 2012, issued in U.S. Appl. No. 12/636,601.
US Office Action, dated Feb. 12, 2013, issued in U.S. Appl. No. 12/636,601.
US Office Action, dated Jul. 27, 2012, issued in U.S. Appl. No. 12/963,503.
US Final Office Action, dated Jan. 22, 2013, issued in U.S. Appl. No. 12/963,503.
US Final Office Action, dated Apr. 26, 2012, issued in U.S. Appl. No. 12/786,230.
Notice of Allowance dated Jan. 24, 2013, issued in U.S. Appl. No. 12/786,230.
US Office Action dated Feb. 15, 2013, U.S. Appl. No. 13/274,638.
US Office Action, dated Jan. 27, 2012, issued in U.S. Appl. No. 11/696,633.
US Final Office Action, dated May 15, 2012, issued in U.S. Appl. No. 11/696,633.
Notice of Allowance, dated Oct. 29, 2012, issued in U.S. Appl. No. 11/696,633.
Singapore Written Opinion and Search Report, dated Feb. 2, 2012, issued in Application No. 201104086-2.
Singapore Second Written Opinion, dated Aug. 7, 2012, issued in Application No. 201104086-2.
Japanese Office Action mailed Sep. 25, 2012, issued in Application No. 2009-018046.
Partial European Search Report mailed Apr. 17, 2013, issued in Application No. 12181659.9.
Chinese Office Action mailed Jul. 20, 2012, issued in Application No. 200810187894.4.
Continuations (1)
Number Date Country
Parent 11128930 May 2005 US
Child 13370689 US