Pixley et al., “Exact Calculation of Synchronizing Sequences Based on Binary Decision Diagrams”, IEEE Transcations on Computer-Aided Design of Integrated Circuits and Systems, Aug. 1994, pp. 1024-1034.* |
Cabodi et al., “Symbolic Exploration of Large Circuits with Enhanced Forward / Backward Traversals”, Proceedings of the Conference on European Design Automation Conference, 1994, pp. 22-27.* |
Iwashita et al., “CTL Model Checking Based on Forward State Traversal”, Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, Nov. 1996, pp. 82-87.* |
Peng et al., Reachability and Reverse Reachability Analysis of CFSMs, Computer Communications, vol. 19, No. 8, Jul. 1996, pp. 668-674. |
Takahara et al., A Higher Level Hardware Design Verification, Proceedings of the 1988 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Rye, New York, Oct. 3-5, 1988, pp. 596-599. |
Jain et al., Hierarchical Constraint Solving in the Parametric Form with Applications to Efficient Symbolic Simulation Based Verification, Proceedings of the 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, Massachusetts, Oct. 3-6, 1993, pp. 304-307. |
Aziz et al., Minimizing Interacting Finite State Machines: A Compositional Approach to Language Containment, Oct. 10-12, 1994, pp. 255-261, IEEEE XP000488900. |
Coudert et al., Verification of Sequential Machines Using Boolean Functional Vectors, Dec. 13, 1989, Int. Workshop on Applied Formal Methods for Correct VLSI Design. |
Vai et al., Qualitatively Modeling Heterojunction Bipolar Transistors For Optimization: A Neural Network Approach, IEEE/Cornell Conference on Advanced Concepts in High Speed Semiconductor Devices and Circuits, 1993, pp. 219-227. |
Wu et al., A Massively Parallel Reverse Modeling Approach For Semiconductor Devices And Circuits, IEEE/Cornell Conf. On Advanced Concepts in High Speed Semiconductor Devices and Circuits, 1997, pp. 201-209. |
Vai et al., Reverse Modeling Of Microwave Circuits With Bidirectional Neural Network Models, IEEE Transactions on Microwave Theory and Techniques, vol. 46, No. 10, Oct. 1998, pp. 1492-1494. |
Standard Search Report issued by the European Patent Office, dated Nov. 11, 1997. |
Hu et al., New Techniques For Efficient Verification With Implicity Conjoined BDDs, Proceedings of the IEEE Design Automation Conference, San Diego, California, Jun. 6-10, 1994, pp. 276-282. |