1. Field of the Invention
The present invention relates generally to a power array, and more particularly, to a power array with a staggered arrangement for improving on-resistance (RDSon) and safe operating area (SOA).
2. Description of the Prior Art
Following the semiconductor industry development with time, high voltage devices have been widely applied in many electronic systems. These high voltage devices with various voltage levels are implemented as LDMOS, CMOS or DEMOS devices included in integrated circuits (IC). For example, low, intermediate and high power devices may be provided in ICs. Low power devices may be used in complementary metal oxide semiconductor (CMOS) for logic circuitry, intermediate voltage devices for analog circuitry and high power devices for high voltage output interfaces. It is desirable for high voltage devices to have a fast switching speed. The performances of such devices depend on, for example, the on resistance (RDSon) and the drain to source breakdown voltage.
For a good voltage array device, it is appreciated that the device shows good switching characteristics (ex. Low RDSon) and a widened safe operating area (SOA). Especially in the case of bigger array devices, thermal problem always impact the reliability of the device, so a widen SOA may ensure that no burn-out issue occur in the active area.
Moreover, the breakdown voltage and the on-resistance of the high voltage device are generally inversely related. There is a tradeoff between the breakdown voltage and the on-resistance. How to improve the breakdown voltage while maintaining a low on-resistance becomes a challenge.
Accordingly, a primary goal of the voltage device design is to minimize the RDSon while maintaining a high breakdown voltage and a robust SOA over the current and voltage operating area.
To obtain low on-resistance (RDSon) and a widen safe operating area (SOA), a power array with a novel and staggered arrangement is provided in the present invention. The staggered arrangement of device units in the present invention may gain a larger distance between adjacent drain regions, thereby suppressing the heat accumulation in the device, especially in the drain region. The burn-out voltage and the safe operating area are accordingly increased.
The object of the present invention is to provide a power array with a staggered arrangement for the improving on-resistance and safe operating area. The power array includes two or more rows. Each row includes a plurality of parallel device units arranged along the row. Each device unit includes a source region, a drain region, and a gate disposed between the source region and the drain region, wherein each drain region is offset in a row direction from the adjacent drain region of the adjacent row.
These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
The accompanying drawings are included to provide a further understanding of the embodiments, and are incorporated in and constitute a part of this specification. The drawings illustrate some of the embodiments and, together with the description, serve to explain their principles. In the drawings:
It should be noted that all the figures are diagrammatic. Relative dimensions and proportions of parts of the drawings have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings. The same reference numerals are generally used to refer to corresponding or similar features in modified and different embodiments.
In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.
The embodiments will now be explained with reference to the accompanying drawings to provide a better understanding to the structure of the present invention. First, as shown in
Please refer now to
In a conventional power array arrangement, each device row is aligned exactly with the other. That is, the gate region, source region, and drain region of one device row are aligned respectively with the corresponding gate region, source region, and drain region of other device rows in the power array. In comparison thereto, the most significant technical feature of present invention is that the drain region in one device row is offset in a row direction R from adjacent drain region of adjacent device rows. For example, as shown in
Alternative, the device unit 105 may have different composition in other embodiment, not limited to the arrangement shown in
The drain region (D) is the most vulnerable area in a MOS device which is subject to burn-out issues under high voltage or current operation. By offsetting the drain regions in the power array, the actual distance between adjacent drain regions may be increased, thereby effectively suppressing the heat accumulation. The burn-out voltage and the safe operating area (SOA) are accordingly increased. The on-resistance (RDSon) may also be improved.
Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
4344081 | Pao | Aug 1982 | A |
4396999 | Malaviya | Aug 1983 | A |
4893160 | Blanchard | Jan 1990 | A |
4918333 | Anderson | Apr 1990 | A |
4958089 | Fitzpatrick | Sep 1990 | A |
5040045 | McArthur | Aug 1991 | A |
5268589 | Dathe | Dec 1993 | A |
5296393 | Smayling | Mar 1994 | A |
5326711 | Malhi | Jul 1994 | A |
5346835 | Malhi | Sep 1994 | A |
5430316 | Contiero | Jul 1995 | A |
5436486 | Fujishima | Jul 1995 | A |
5534721 | Shibib | Jul 1996 | A |
5811850 | Smayling | Sep 1998 | A |
5950090 | Chen | Sep 1999 | A |
5998301 | Pham | Dec 1999 | A |
6066884 | Krutsick | May 2000 | A |
6144538 | Chao | Nov 2000 | A |
6165846 | Carns | Dec 2000 | A |
6245689 | Hao | Jun 2001 | B1 |
6277675 | Tung | Aug 2001 | B1 |
6277757 | Lin | Aug 2001 | B1 |
6297108 | Chu | Oct 2001 | B1 |
6306700 | Yang | Oct 2001 | B1 |
6326283 | Liang | Dec 2001 | B1 |
6353247 | Pan | Mar 2002 | B1 |
6388292 | Lin | May 2002 | B1 |
6400003 | Huang | Jun 2002 | B1 |
6424005 | Tsai | Jul 2002 | B1 |
6514830 | Fang | Feb 2003 | B1 |
6521538 | Soga | Feb 2003 | B2 |
6614089 | Nakamura | Sep 2003 | B2 |
6713794 | Suzuki | Mar 2004 | B2 |
6762098 | Hshieh | Jul 2004 | B2 |
6764890 | Xu | Jul 2004 | B1 |
6784060 | Ryoo | Aug 2004 | B2 |
6784490 | Inoue | Aug 2004 | B1 |
6819184 | Pengelly | Nov 2004 | B2 |
6822296 | Wang | Nov 2004 | B2 |
6825531 | Mallikarjunaswamy | Nov 2004 | B1 |
6846729 | Andoh | Jan 2005 | B2 |
6855581 | Roh | Feb 2005 | B2 |
6869848 | Kwak | Mar 2005 | B2 |
6894349 | Beasom | May 2005 | B2 |
6958515 | Hower | Oct 2005 | B2 |
7015116 | Lo | Mar 2006 | B1 |
7023050 | Salama | Apr 2006 | B2 |
7037788 | Ito | May 2006 | B2 |
7075575 | Hynecek | Jul 2006 | B2 |
7091079 | Chen | Aug 2006 | B2 |
7095080 | Johansson | Aug 2006 | B2 |
7148540 | Shibib | Dec 2006 | B2 |
7214591 | Hsu | May 2007 | B2 |
7309636 | Chen | Dec 2007 | B2 |
7323740 | Park | Jan 2008 | B2 |
7358567 | Hsu | Apr 2008 | B2 |
7427552 | Jin | Sep 2008 | B2 |
8278710 | Khemka et al. | Oct 2012 | B2 |
20030022460 | Park | Jan 2003 | A1 |
20030209759 | Blanchard | Nov 2003 | A1 |
20040018698 | Schmidt | Jan 2004 | A1 |
20040070050 | Chi | Apr 2004 | A1 |
20050227448 | Chen | Oct 2005 | A1 |
20050258496 | Tsuchiko | Nov 2005 | A1 |
20060035437 | Mitsuhira | Feb 2006 | A1 |
20060261407 | Blanchard | Nov 2006 | A1 |
20060270134 | Lee | Nov 2006 | A1 |
20060270171 | Chen | Nov 2006 | A1 |
20070041227 | Hall | Feb 2007 | A1 |
20070082440 | Shiratake | Apr 2007 | A1 |
20070132033 | Wu | Jun 2007 | A1 |
20070273001 | Chen | Nov 2007 | A1 |
20080160697 | Kao | Jul 2008 | A1 |
20080160706 | Jung | Jul 2008 | A1 |
20080185629 | Nakano | Aug 2008 | A1 |
20080296655 | Lin | Dec 2008 | A1 |
20090108348 | Yang | Apr 2009 | A1 |
20090111252 | Huang | Apr 2009 | A1 |
20090159966 | Huang | Jun 2009 | A1 |
20090278208 | Chang | Nov 2009 | A1 |
20090294865 | Tang | Dec 2009 | A1 |
20100006937 | Lee | Jan 2010 | A1 |
20100032758 | Wang | Feb 2010 | A1 |
20100096702 | Chen | Apr 2010 | A1 |
20100148250 | Lin | Jun 2010 | A1 |
20100213517 | Sonsky | Aug 2010 | A1 |
20110057263 | Tang | Mar 2011 | A1 |
20110115029 | Van Den Boom | May 2011 | A1 |
Entry |
---|
Definition of align downloaded from URL< http://www.merriam-webster.com/dictionary/align> on Jun. 11, 2014. |
Wen-Yi Chen, Ming-Dou Ker, “New Layout Arrangement to Improve ESD BRobustness of Large-Array High-Voltage nLDMOS”, IEEE Electron Device Letters, vol. 31, No. 2, pp. 159-160, Feb. 2010. |
Brisbin, D., Strachan, A., Chaparala, P., “1-D and 2-D Hot Carrier Layout Optimization of n-LDMOS Transistor Arrays”, IEEE IRW Final Report, pp. 120-124, (2002). |
Number | Date | Country | |
---|---|---|---|
20140367789 A1 | Dec 2014 | US |