Disclosed embodiments relate to vertical power semiconductor devices.
High power transistors frequently occupy a major portion of the chip area in a power integrated circuit (IC). Vertical high power devices occupy less area than horizontal high power devices but need contacts to carry current from the buried drain or buried collector to the surface of the substrate. Typically a sinker contact is formed by implanting dopant at a series of different energies to form a highly doped diffusion column extending from the top surface of the substrate down to the buried drain or buried collector. Even with the sinker contact diffusion during operation when high current flows through the diffusion column a significant voltage drop may occur which can limit the performance of the vertical high power transistor.
Some devices on ICs require low contact resistance for improved performance. Typically to reduce contact resistance the diffusion area is increased and multiple contacts are formed to the diffusion. This increases the area of the IC and may also increase the diffusion capacitance which can degrade IC performance.
This Summary is provided to introduce a brief selection of disclosed concepts in a simplified form that are further described below in the Detailed Description including the drawings provided. This Summary is not intended to limit the claimed subject matter's scope.
In a power field effect transistors (FET) chip scale package (CSP) device, it is recognized that a deep low resistance sinker contact is generally needed extending from the top surface of the device down to the buried drain (for metal oxide semiconductor field effect transistors (MOSFETs)) or buried collector (for bipolar devices) to provide a low resistance connection to device's top surface. This enables all device terminals to be on the die's top surface in form of solder bumps (e.g., bumps on bond pads). For medium voltage power FET devices, it is recognized known sinker contact processes are no longer sufficient to produce the low ON resistance needed by the medium voltage product designs due to high resistance resulting from small critical dimensions (CDs) and the sinker contact being at least several um deep. A deep sinker contact (>5 μm) can be needed due to the thicker epitaxial layer (epi) used to support medium voltage products (e.g., for a 40V rated device the epi may be about 5.8 μm thick, and for a 60V rated device the epi is thicker, such as being about 7.2 μm thick).
Disclosed embodiments include methods of forming sinker contacts that use metal fill material processing to only partially fill the sinker trench followed by an inner dielectric fill layer (e.g. spin on glass (SOG) and/or other dielectric materials) deposition process to compete the filling of the sinker trench. The metal fill material provides a low resistance contact because electrical contact is made along the full sidewall area and the bottom of the sinker contact, while the inner dielectric filler performs the function of essentially completely filling the sinker contact independent of the sinker depth and the sinker area.
Such processing enables significantly wider and deeper sinker contacts which overcomes the known challenges in contact metal (e.g., W) fill-including semiconductor (e.g., Si) sidewall barrier coverage and metal seams (void regions) when using known deep sinker contact processes particularly when the contact size is large and the depth increases significantly. Disclosed methods can also extend the depth of the sinker contact to a much wider range and still provide low resistance for a variety of different product design needs. More generally, disclosed methods can provide deep sinker contacts covering a wide range of depths for different FET or bipolar design requirements.
Reference will now be made to the accompanying drawings, which are not necessarily drawn to scale, wherein:
Example embodiments are described with reference to the drawings, wherein like reference numerals are used to designate similar or equivalent elements. Illustrated ordering of acts or events should not be considered as limiting, as some acts or events may occur in different order and/or concurrently with other acts or events. Furthermore, some illustrated acts or events may not be required to implement a methodology in accordance with this disclosure.
Also, the terms “coupled to” or “couples with” (and the like) as used herein without further qualification are intended to describe either an indirect or direct electrical connection. Thus, if a first device “couples” to a second device, that connection can be through a direct electrical connection where there are only parasitics in the pathway, or through an indirect electrical connection via intervening items including other devices and connections. For indirect coupling, the intervening item generally does not modify the information of a signal but may adjust its current level, voltage level, and/or power level.
An n-type epitaxial (epi) layer 150 having a typical doping level of 5×1015 cm−3 to 1×1017 cm−3 is on a low resistance heavily n+ doped layer having a typical doping level of about 1×1018 cm−3 to 5×1019 cm−3, where the n+ doped layer is shown provided by a bulk n+ substrate 100 which may be about 500 μm thick. The substrate 100 and epi layer 150 can both comprise silicon, silicon-germanium, or another semiconductor material.
The sinker contacts 128 extend through the epi layer 150 (e.g., being about 5 μm thick as an example) and into the substrate 100. The sinker contacts 128 are generally lined by a barrier metal liner 128a. The barrier metal liner 128a comprises a refractory metal layer or refractory metal layer stack, such as 800 A of TiN on 600 A of Ti in one particular embodiment. The barrier metal liner 128a is also present at the bottom of the sinker contacts.
The sinker contacts 128 are further filled with a metal fill material 128b such as chemical vapor deposited (CVD) tungsten (W) or electroplated copper (on a copper seed), along with an inner dielectric filler layer 128c such as silicon oxide on the metal fill material 128b. The typical thickness range for the metal fill material 128b is 0.1 μm to 1 μm. The thickness for the dielectric filler layer 128c is based on the dimensions of the sinker trench as the dielectric filler layer 128c completes the filling of the sinker trench. Besides W and copper, the metal fill material 128b may also comprise other metals such as Ta, or a platinum group metal (PGM) such as Pt or Pd, their metal silicides, or metal alloys of such metals including Ti—W. The sinker contacts 128 form an electrical contact along the sidewalls and the bottom of the sinker contact that as shown extend through the epi layer 150 into the substrate 100. The sinker contacts 128 may be round or rectangular in shape.
The 2 horizontal dashed lines shown above the substrate 100 in the epi layer 150 are provided to indicate up diffusion of dopant (e.g., phosphorus or arsenic for an n+ substrate) from the substrate 100 into the epi layer 150. Although the sinker contact 128 is shown reaching the substrate 100, if the sinker contact 128 reaches close (say within 0.5 μm to 1 μm) of the epi layer 150/substrate 100 interface this may be sufficient to provide low resistance as that portion of the epi layer 150 under the sinker contact 128 may be sufficiently heavily doped.
To illustrate some benefits of disclosed sinker contacts 128, a power NMOS transistor 160 is used as an example. As noted above, other transistors such as a power PMOS transistor or discrete vertical power bipolar transistors may also be used. In addition, as noted above, the transistors may be discrete devices or as shown part of an IC. The source of the power NMOS transistor 160 is an n-type diffusion 112. The body of the NMOS transistor 160 is a p-well that provides a body region (body) 104 for the NMOS transistor 160. The drain of the power NMOS transistor 160 is the epi layer 150 plus the substrate 100. Gate dielectric 108 electrically isolates the transistor gate electrode 110 from the n-type diffusion 112, the epi layer 150 of the drain, and the body 104 of the NMOS transistor 160. A dielectric isolation layer 106 is shown such as a LOCOS (local oxidation of silicon) layer or STI (shallow trench isolation) layer that electrically isolates the power NMOS transistor 160 from the sinker contact 128.
The body 104 is connected by a contact plug 126 to interconnect lead 140. The contact plug 126 framed by a barrier metal layer 134 (e.g., TiN or TaN) is connected to the p-type body 104 through a heavily doped p-type diffusion 114. The n-type diffusion 112 is connected by source contact plugs 124 to the interconnect leads 138 which as with interconnect leads 140 and 142 and all other leads can comprise aluminum or copper as examples. The contact holes 124′ to the body 104 are etched through a pre-metal dielectric (PMD) layer 118 and are typically filled with a barrier metal layer 134 such as titanium plus titanium nitride (Ti/TiN), and then filled with a metallic material such as CVD-W.
During operation when a sufficient voltage is applied to the gate electrode 110 of power NMOS transistor 160 relative to the body 104, for an enhancement device, a channel forms in the body 104 adjacent to the gate dielectric 108 and high current flows from the n-type diffusion 112 acting as a source through channel of the power NMOS transistor 160 and into the substrate 100 region of the drain. Since I=V/R (current=voltage/resistance), when the contact resistance of conventional sinker contacts is high the current provided by the power NMOS transistor 160 is reduced.
The sinker contacts 128 are shown extending vertically from the first layer of interconnect 142 through the PMD layer 118, through the epi layer 150 into the substrate 100 which as noted above is highly doped. This significantly reduces the contact resistance in series with the power NMOS transistor 160. The lowered resistance results in a significant increase in the high power (high current) performance of the power device here being an NMOS transistor 160.
A simplified version of the power NMOS transistor 160 shown in
Another simplified version of the power NMOS transistor in
The major steps in the fabrication of the power NMOS transistor 160″ with a sinker contact 128 shown in
Although not shown, the barrier metal liner 128a described above is generally deposited into the contact openings to line the sinker trench 128′ before depositing the metal fill material 128b. A metal fill material (temp: e.g., CVD W) 128b is then deposited, wherein as shown in
A dielectric filler layer 128c is deposited over the metal fill material 128b, wherein as shown in
The overburden region of the dielectric filler layer 128c is removed, such as by a dry (e.g., plasma) oxide etch back or by chemical mechanical polishing (CMP) stopping on a surface of the metal fill material 128b in the overburden region. The resulting structure is shown in
The use of metal fill material 128b that only partially fills the sinker trench followed by dielectric (e.g. SOG) fill enables significantly wider and deeper sinker contacts which overcomes the significant challenges in contact barrier/metal fill (e.g., W) coverage with known deep sinker contact processes particularly when the contact size and depth increase significantly. Disclosed methods can also lower the aspect ratio of the sinker contact and extend the depth of the sinker contact to a much wider range and still provide a low resistance sinker contact for a variety of different product design needs.
A planar high power NMOS transistor 500 with a disclosed sinker contact 128 is shown in
As shown in
The sinker contact 128 connects the substrate 100 and the n-doped sinker diffusion 512 to topside interconnect 522. A topside interconnect 520 is shown coupling to the p-type diffusion 504. The sinker contact 128 enables both Vcc and Vdd to be supplied from the topside of the power NMOS transistor 500. The power NMOS transistor 500 with a sinker contact 128 is illustrated as a unidirectional NMOS transistor with a source/body shorted contact. Although
A high power vertical NPN bipolar transistor 600 with a disclosed sinker contact 128 is illustrated in
Disclosed embodiments are further illustrated by the following specific Examples, which should not be construed as limiting the scope or content of this Disclosure in any way.
An example power NMOS transistor was formed on an epi layer that was about 5 μm thick on an n+ substrate, both the epi layer and substrate comprising silicon. The sinker contact was formed by sinker contact (CT) photolithography/etching/photoresist removal having a perimeter (CD>3.5 um) to form a sinker trench having a recess depth (depth in the silicon) of about 5.2 μm. The barrier metal liner 128a comprised Ti and TiN. The metal fill material 128b comprised 7 kA of W that was a W-CVD, which only partially filled the sinker trench. The dielectric filler layer 128c deposition comprised 5.5 kA of a liner dielectric using a TEOS deposition process followed by about a 2 μm thick liquid SOG coating followed by curing (at 400° C. for 40 min) of the SOG to provide sintered SOG. An oxide CMP, then etching back of the W metal fill material 128b, and finally an aluminum interconnect deposition and patterning followed.
Although disclosed low resistance sinker contacts are illustrated for high power semiconductor devices, such low resistance sinker contacts may be formed on any type of semiconductor device/IC that can benefit from a low resistance sinker in a small area. For example, the usual method of reducing contact resistance is to form multiple contacts or an array of contacts to the diffusion. Sometimes the area of the diffusion is increased to accommodate multiple contacts. One disclosed low resistance sinker contact can generally provide a lower resistance as compared to an array of multiple typical contacts. In addition to lower contact resistance disclosed sinker contacts enable a diffusion with smaller area to be formed which also benefits the circuit performance by reducing the diode capacitance.
Disclosed embodiments can be used to form semiconductor die including discrete or IC die that may be integrated into a variety of assembly flows to form a variety of different devices and related products. The semiconductor die may include various elements therein and/or layers thereon, including barrier layers, dielectric layers, device structures, active elements and passive elements including source regions, drain regions, bit lines, bases, emitters, collectors, conductive lines, conductive vias, etc. Moreover, the semiconductor die can be formed from a variety of processes including bipolar, Insulated Gate Bipolar Transistor (IGBT), CMOS, BiCMOS and MEMS.
Those skilled in the art to which this disclosure relates will appreciate that many other embodiments and variations of embodiments are possible within the scope of the claimed invention, and further additions, deletions, substitutions and modifications may be made to the described embodiments without departing from the scope of this disclosure.
This application is a continuation of and claims priority to U.S. patent application Ser. No. 15/342,896 filed on Nov. 3, 2016, which is a continuation of International Application No. PCT/CN2016/087968 having an international filing date of Jun. 30, 2016, which designated the United States, the entireties of which are hereby incorporated by reference.
Number | Date | Country | |
---|---|---|---|
Parent | 15342896 | Nov 2016 | US |
Child | 15831112 | US | |
Parent | PCT/CN2016/087968 | Jun 2016 | US |
Child | 15342896 | US |