“Japanese develop nondestructive analog semiconductor memory,” Electronics, Jul. 11, 1974, pp. 29-30. |
Heald et al., “Multilevel Random-Access Memory Using One Transistor Per Cell,” IEEE J. Solid-State Circuits (1976) SC-11:519-528. |
Alberts et al., “Multi-Bit Storage FET EAROM Cell,” IBM Tech. Disclosure Bulletin (1981) 24:3311-3314. |
Baglee et al., “The Effects of Write/Erase Cycling on Data Loss in EEPROMs,” IEDM, Dec. 1-4, 1985, pp. 624-626. |
Bleiker et al., “A Four-State EEPROM Using Floating-Gate Memory Cells,” IEEE J. Solid-State Circuits (1987) SC-22:357-360. |
Verma et al., “Reliability Performance of ETOX Based Flash Memories,” 1988 IEEE International Reliability Physics Symposium, Apr. 11-13, 1988, pp. 158-166. |
Naruke et al., “Stress Induced Leakage Current Limiting to Scale Down EEPROM Tunnel Oxide Thickness,” IEDM, Dec. 11-14, 1988, pp. 424-427. |
Horiguchi et al., “An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels/Cell Storage,” IEEE J. Solid-State Circuits (1988) 23:27-33. |
Furuyama et al., “An experimental 2-bit/cell storage DRAM for macro cell or memory-on-logic application,” IEEE 1988 Custom Integrated Circuits Conference, pp. 4.4.1-4.4.4. |
Kirisawa et al., “A NAND Structured Cell with a New Programming Technology for Highly Reliable 5V-only Flash EEPROM,” 1990 Symposium on VLSI Technology, Jun. 4-7, 1990, pp. 129-130. |
Blyth et al., “A Non-Volatile Analog Storage Device Using EEPROM Technology,” 1991 International Solid-State Circuits Conference, pp. 192-193 & 315. |
Goodenough, “IC Holds 16 Seconds of Audio Without Power,” Electronic Design, Jan. 31, 1991, pp. 39-44. |
Horio et al., “Analog Memories for VLSI Neurocomputing,” Analog Memory, Paper 2.21, pp. 344-363. |
Onoda et al., “A Novel Cell Structure Suitable for a 3 Volt Operation, Sector Erase Flash Memory,” IEDM, Dec. 13-16, 1992, pp. 599-602. |
Bergemont et al., “NOR Virtual Ground (NVG)—A New Sealing Concept for Very High Density Flash EEPROM and Its Implementation in a 0.5μm Process,” IEDM, Dec. 3-8, 1993, pp. 15-18. |
Ong et al., “Erratic Erase in ETOX Flash Memory Array,” 1993 VLSI Symposium on Technology, May 17-19, 1993, pp. 83-84. |
Kobayashi et al., “Memory Array Architecture and Decoding Scheme for 3 V Only Sector Erasable Dinor Flash Memory,” IEEE J. Solid-State Circuits (1994) 29:454-460. |
Kato et al., “Read-Disturb Degradation Mechanism due to Electron Trappign in the Tunnel Oxide for Low-Voltage Flash Memories,” IEDM, Dec. 11-14, 1994, pp. 45-48. |
Peng et al., “Flash EPROM Endurance Simulation Using Physics-Based Models,” IEDM, Dec. 11-14, 1994, pp. 295-298. |
Cappelletti et al., “Failure Mechanisms of Flash Cell in Program/Erase Cycling,” IEDM, Dec. 11, 14, 1994, pp. 291-294. |
Ria Au et la., “Neurons-MOS Multiple-Valued Memory Technology for Intelligent Data Processing,” 1994 IEEE International Solid-State Circuits Conference, pp. 270-271 & 351. |
Kim et al., “A Novel Dual String NOR (DuSNOR) Memory Cell Technology Scalable to the 256 Mbit and 6 Gbit Flash Memories,” IEDM, Dec. 10-13, 1995, pp. 263-266. |
Yamauchi et al., “A New Cell Structure for Sub-quarter Micron High Density Flash Memory,” IEDM, Dec. 10-13, 1995, pp. 267-270. |
Bauer et al., “A Multilevel Cell 32Mb Flash Memory,” 1995 IEEE ISSCC., Feb. 16, 1995, pp. 132-133 & 351. |
Atsumi et al., “A 16-Mb Flash EEPROM with a New Self-Data-Refresh Scheme for a Sector Erase Operation,” IEEE J. Solid-State Circuits (1995) 29:461-469. |
Shirota et al., “A New Programming Method and Cell Architecture and for Multi-Level NAND Flash Memories,” The 14th Annual IEEE Nonvolatile Semiconductor Memory Workshop, Aug. 1995, Paper 2.7. |
Jung et al., “A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications,” 1996 IEEE ISSCC., Feb. 8, 1996, pp. 32-33 & 412. |
Ohkawa et al., “A 98mm 3.3V 64Mb Flash Memory with FN-NOR Type 4-level Cell,” 1996 IEEE ISSCC, Feb. 8, 1996, pp. 36-37 & 413. |
Eitan et al., “Hot-Electron Injection into the Oxide in n-Channel MOS Devices,” IEEE Transactions on Electron Devices (1981) ED-28:328-340. |
Kamiya et al., “EPROM Cell with High Gate Injection Efficiency,” IEDM 82 (1982) pp. 741-744. |
Tam et al., “Lucky-Electron Model of Channel Hot-Electron Injection in MOSFET's,” IEEE Transactions on Electron Devices (1984) ED-31:1116-1125. |
Van Houdt et al., “An Analytical Model for the Optimization of Source-Side Injection Flash EEPROM Devices,” IEEE Transactions on Electron Devices (1999) 42:314-1320. |