IBM Technical Disclosure Bulletin, Mechanism for Checking Parity and Error Checking and Correction Functions in Processing and Processor-Linked Subsystems, May 1979, vol. 21 No. 12, pp. 4871-4877. |
IBM Technical Disclosure Bulletin, High-Speed Real-Time Event Processor, Jul. 1987, vol. 30 No. 2, pp. 632-634. |
IBM Technical Disclosure Bulletin, Look-up for Logical Address-Based Cache Directory, Oct. 1991, vol. 34 No. 5, pp. 204-207. |
IBM Technical Disclosure Bulletin, C-Segment Handling with Randomization of DLAT Entry Selection with STOs, Aug. 1990, vol. 33, No. 3B, pp. 61-62. |
IBM Technical Disclosure Bulletin, Logical Directory for Real Address-Based Cache, Jun. 1993, vol. 36, No. 06B, pp. 313-318. |
Ogden, Deene, Kuttanna, Belli, Loper, Albert J., Mallick, Soummya, and Putrino, Michael, IBM Corporation & MotorolaInc., Somerset Design Center, A PowerPC Microprocessor for the Portable Market, Jan. 1995,pp. 1-4. |
Levitan, D.; Thomas, T.; and Tu, P.; The PowerPC 620 Microprocessor: A High performance Superscalar RISC Microprocessor, Motrola & IBM, Somerset Dsign Center, 8 pages. |
Allen, M.; and Lewchuck, W.; A Pipelined, Weakly-Ordered Bus for Multi-Processing Systems, Somerset Design Center, Motorola Inc,. IBM, pp. 1-8. |
Yuan, J.; Taborn, M.; Lee, D.; and Tsay, A.; PowerPC 620 in Distributed Computing, Somerset Design Center, Motorola Inc., IBM, 7 pages. |
Braithwaite, Using The PowerPC Microprocessor for Power-managed Systems, IBM Microelectronics Division, pp. 1-11. |
Peng, C.; Peterson, T.; and Clark,R.; The PowerPC Architecture: 64-bit Power with 32-bit Compatibility, Motorola Inc.,IBM Corporation, 1-9. |