Print control device with embedded engine simulation module and test method thereof

Information

  • Patent Grant
  • 7551298
  • Patent Number
    7,551,298
  • Date Filed
    Friday, June 4, 2004
    20 years ago
  • Date Issued
    Tuesday, June 23, 2009
    15 years ago
Abstract
A print control device with an embedded engine simulation module and the test method thereof are disclosed. With the engine simulation module is inserted in the print control device, the print engine signal is directly sent to the video signal processor of the print control device. The video signal processor follows the print engine signal along with the clock and video signals to print data signals, thereby testing the print control device. Therefore, adjustments of the print engine signal can directly simulate the situations of supporting different print engines.
Description
BACKGROUND OF THE INVENTION

1. Field of Invention


The invention relates to a print control device and, in particular, to a print control device embedded in an engine simulation module and the test method thereof.


2. Related Art


The printer is one of the major peripheral devices of the computer. With increasing demands in the market, there is still a huge room for its development. As there are higher demands in the printing quality, the development in printing techniques is also important. This involves improvements in the resolution and printing speed.


A printer can be decomposed into a mechanical part and an electronic control part. The mechanical part refers to the print engine. The resolution of a printer is determined by the dot per inch (dpi) that the print engine can produce in each square inch. The higher the resolution is, the better quality the printer picture will have. The edges also become smoother. The printing speed of a printer usually refers to the top speed of the print engine. The electronic control part is the soul of a printer. It is the print control device built inside the printer, including the processor, memory, fonts, and video interface. The job of a print control device is to convert text and graph data transmitted from a computer host into bitmap data of 0 and 1, where 1 means a black dot while 0 means blank. Using the bitmap print data, the video interface controls the print engine to print ink at correct positions. Therefore, the print control device has to perform complicated text, image or graph processing. Thus, in addition to the resolution of the print engine, the actual resolution also relies on the adjustment of the print control device. Moreover, the top speed can be reached only when processing text data. It is very hard to print at the top speed for image or complicated print jobs. It is restricted by the print data transmission rate and the data processing rate of the print control device. Furthermore, to increase the printing quality, new techniques in enhancing the resolution and memory appear all the times. The logic circuit, peripheral, and memory interfaces integrated in the print control device are implemented using an application specific integrated circuit (ASIC). It can achieve the required printing quality through simple and minimal communications with the central processing unit (CPU) of the host computer.


Based upon the above-mentioned idea, to perform a printing system is a tremendous task. To shorten the test cycle for the ASIC in the print control device is particularly important. Since the print control device has to support various kinds of print engines, it is necessary to build an engine interface and a connector that are compatible with the print control device when designing a new print engine. This increases the test time and design costs. In order to shorten the test time, one can use a pattern generator to generate the required print engine signals. Using the pattern generator, different print engine signal can be generated in a programmable way. However, it is not easy to carry normal pattern generator. Another solution is a print engine simulator that uses a specially design circuit to provide the print engine signal. However, one still has to provide a new connector for a newly designed print engine in order to perform tests.


SUMMARY OF THE INVENTION

To solve the problems in the prior art, the invention provides a print control device is embedded with an engine simulation module and the test method thereof. Using the engine simulation module inserted in the print control device, the invention can directly provide print engine signals for tests. Therefore, one can simulate supporting different print engines through adjustments in the print engine signals.


The disclosed print control device with an embedded engine simulation module is used to test a print control device. Its character is in that the engine simulation module is embedded in the print control device and connected to the video signal processor thereof. The engine simulation module receives a clock signal and output a print engine signal. The video signal processor receives the clock signal, the print engine signal and a video signal, and output a print data signal. The video signal processor can selectively receive one of the print engine signals output by the engine simulation module and an external engine.


In accord with the above-mentioned print control device, the invention provides a test method for the print control device with an embedded engine simulation module. The steps include: provide a the print control device with an embedded engine simulation module connected to the video signal processor of the print control device. A clock-generator module transmits a clock signal to the engine simulation module and the video signal processor; the engine simulation module's outputting a print engine signal to the video signal processor. The host (PC) transmits a video signal to the video signal processor and the video signal processor outputs a print data signal according to the print engine signal.





BRIEF DESCRIPTION OF THE DRAWINGS

The invention will become more fully understood from the detailed description given hereinbelow illustration only, and thus are not limitative of the present invention, and wherein:



FIG. 1 is a schematic view the disclosed circuit;



FIG. 2 is a schematic view of the output and input signals of the engine simulation module;



FIG. 3 is a schematic view of adjustable values of the vertical synchronization signal and the horizontal synchronization signal; and



FIG. 4 is a flowchart of the disclosed test method.





DETAILED DESCRIPTION OF THE INVENTION

With reference to FIG. 1, the disclosed print control device 100 contains an engine simulation module 110 and a video signal processor 111. The engine simulation module 110 is connected to the video signal processor 111. The print control device 100 is connected to a host 120, an external print engine 130 and a clock generator 140 to receive their signals. The host 120 provides a video signal to be printed. The engine simulation module 110 generates various simulated print engine signals. It can adopt an application specific integrated circuit (ASIC) or a field programmable gate array (FPGA) circuit with the reconfigurable property . The engine simulation module 110 can output the required print engine signal according to the clock signal CLK received from the clock generator 140 and the user's settings.


A general print engine signal contains a vertical synchronization signal VSYNC as the paper sending signal and a horizontal synchronization signal HSYNC as the row start print signal. As shown in FIG. 2, CLK is the clock signal transmitted to the engine simulation module. VSYNC and HSYNC are the vertical synchronization signal and the horizontal synchronization signal. The disclosed engine simulation module can use the entered clock signal and the user's settings to adjust the vertical synchronization signal and the horizontal synchronization signal as the required print engine signal. With reference to FIG. 3, the adjustable values include the Vsync wait time, tvwt, the delay time for Hsync after Vsync, tvh, Hsync wait time, thwt, and the number of Hsync, Hsyncnt.


As shown in FIG. 1, the simulated print engine signal generated by the engine simulation module 110 is transmitted to the video signal processor 111, which receives the clock signal, the print engine signal, and the video signal and outputs a print data signal. The video signal processor 111 can be connected to the engine simulation module 110 and the external print engine 130 via a multiplexer 112. The video signal processor 111 selectively receives one of the print engine signals output by the engine simulation module 110 and the external print engine 130 according to the user's control.


With the above-mentioned print control device, the invention can further perform tests on the print control device with an embedded engine simulation module. With reference to FIG. 4, the disclosed test method has the steps of: provide a the print control device with an embedded engine simulation module (step 210) connected to the video signal processor of the print control device. A clock generator transmits a clock signal to the engine simulation module and to the video signal processor (step 220); the engine simulation module outputs a print engine signal to the video signal processor (step 230); and the host transmits a video signal to the video signal processor then the video signal processor outputs a print data signal (step 240). The method provides a rapid way to compare the video signal and the print data signal; moreover, it's a tool to analyze the printing capacity of the print control device before connecting to a real engine.


Certain variations would be apparent to those skilled in the art, which variations are considered within the spirit and scope of the claimed invention.

Claims
  • 1. A print control device, which is adapted to be used within a printer and is connected to a host which generates a video signal, an external print engine and a clock generator, characterized in that the print control device comprises a video signal processor and an embedded engine simulation module connected to the video signal processor for testing the print control device, the engine simulation module receives a clock signal generated by the clock generator and outputs a simulated print engine signal generated by the engine simulation module and the external print engine generates a print engine signal and outputs a print data signal, wherein the video signal processor selectively receives one of: during a normal operation, the signals from the external print engine, andduring a testing operation, the signals from the engine simulation module to test the print control device.
  • 2. The print control device of claim 1, wherein the engine simulation module is an application specific integrated circuit (ASIC).
  • 3. The print control device of claim 1, wherein the engine simulation module is a field programmable gate array (FPGA) circuit.
  • 4. The print control device of claim 1, wherein the engine simulation module outputs the simulated print engine signal according to the clock signal and users's settings.
  • 5. The print control device of claim 1, wherein the print engine signal contains a vertical synchronization signal, VSYNC, as the paper sending signal and a horizontal synchronization signal, HSYNC, as the row start print signal.
  • 6. The print control device of claim 5, wherein the vertical synchronization signal is controlled by a plurality of adjustable values selected from the group consisting of a Vsync wait time, a delay time for Hsync after Vsync, a Hsync wait time, and a number of Hsync.
  • 7. The print control device of claim 1, wherein the video signal processor is connected to the engine simulation module and the external print engine via a multiplexer in order for the video signal processor to selectively receive the simulated signal generated by the engine simulation module or the print engine signal generated by the external engine.
US Referenced Citations (51)
Number Name Date Kind
4691237 Shimizu Sep 1987 A
4809216 Lai Feb 1989 A
5018079 Shukunami et al. May 1991 A
5045951 Kimura et al. Sep 1991 A
5095450 Shakra et al. Mar 1992 A
5164745 Matsuoka Nov 1992 A
5542031 Douglass et al. Jul 1996 A
5566372 Ikeda et al. Oct 1996 A
5586227 Kawana et al. Dec 1996 A
5590134 Yin Dec 1996 A
5610721 Higuchi et al. Mar 1997 A
5699494 Colbert et al. Dec 1997 A
5717697 Yin Feb 1998 A
5751470 Damon May 1998 A
5859711 Barry et al. Jan 1999 A
5963755 Ueda et al. Oct 1999 A
5978943 Narukawa Nov 1999 A
6034788 Sasanuma et al. Mar 2000 A
6075928 Kitada et al. Jun 2000 A
6134025 Takeuchi et al. Oct 2000 A
6175375 Able et al. Jan 2001 B1
6236463 Cyman et al. May 2001 B1
6321366 Tseng et al. Nov 2001 B1
6323828 Perez Nov 2001 B1
6337958 Stanich et al. Jan 2002 B1
6453460 Keyes Sep 2002 B1
6611880 Simpson et al. Aug 2003 B1
6633403 Nonaka Oct 2003 B1
6633905 Anderson et al. Oct 2003 B1
6646645 Simmonds et al. Nov 2003 B2
6744459 Hamada Jun 2004 B2
6927866 Konishi Aug 2005 B2
6934504 Morita Aug 2005 B2
6934834 Melin et al. Aug 2005 B2
7050182 Meyer May 2006 B2
7057667 Mori et al. Jun 2006 B1
7096137 Shipton et al. Aug 2006 B2
7119772 Amundson et al. Oct 2006 B2
7159193 Wada Jan 2007 B2
7173719 Bearss et al. Feb 2007 B2
7212756 Nagata May 2007 B2
7268900 Zimmerman Sep 2007 B1
7278034 Shipton Oct 2007 B2
7360131 Walmsley Apr 2008 B2
7380208 Ishii et al. May 2008 B2
7465005 Walmsley et al. Dec 2008 B2
20020186391 Kimizuka et al. Dec 2002 A1
20030095210 Huntley May 2003 A1
20040018030 Shiraki et al. Jan 2004 A1
20040207864 Combs et al. Oct 2004 A1
20050001812 Amundson et al. Jan 2005 A1
Related Publications (1)
Number Date Country
20050270561 A1 Dec 2005 US