Process for making electrode pairs

Information

  • Patent Grant
  • 7658772
  • Patent Number
    7,658,772
  • Date Filed
    Thursday, October 20, 2005
    18 years ago
  • Date Issued
    Tuesday, February 9, 2010
    14 years ago
Abstract
The present invention is a process for making a matching pair of surfaces, which involves creating a network of channels on one surface of two substrate. The substrates are then coated with one or more layers of materials, the coating extending over the regions between the channels and also partially into the channels. The two coated surfaces are then contacted and pressure is applied, which causes the coatings to be pressed into the network of channels, and surface features on one of the layers of material creates matching surface features in the other, and vice versa. It also results in the formation of a composite. In a final step, the composite is separated, forming a matching pair of surfaces.
Description
BACKGROUND OF THE INVENTION

This invention relates to a method for making electrode pairs.


The use of individual actuating devices to control the separation of electrodes in a gap diode is disclosed in U.S. Pat. No. 6,720,704.


The use of composite materials as matching electrode pair precursors is disclosed in US2003/0068431. The approach comprises the steps of fabricating a first electrode with a substantially flat surface; placing over the first electrode a second material that comprises a material that is suitable for use as a second electrode, and separating the composite so formed along the boundary of the two layers into two matched electrodes. The separation step involves the use of an electrical current, thermal stresses, or mechanical force. A similar approach is also disclosed in US2004/0195934.


BRIEF SUMMARY OF THE INVENTION

From the foregoing, it may be appreciated that a need has arisen for a simpler, more direct approach for manufacturing matched pairs of surfaces.


The present invention is a process for making a matching pair of surfaces, which involves creating a network of channels on one surface of two substrate. The substrates are then coated with one or more layers of materials, the coating extending over the regions between the channels and also partially into the channels. The two coated surfaces are then contacted and pressure is applied, which causes the coatings to be pressed into the network of channels, and surface features on one of the layers of material creates matching surface features in the other, and vice versa. It also results in the formation of a composite. In a final step, the composite is separated, forming a matching pair of surfaces.





BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

For a more complete explanation of the present invention and the technical advantages thereof, reference is now made to the following description and the accompanying drawing in which:



FIG. 1 shows a diagrammatic overview of the process of the present invention.



FIG. 2 is a schematic showing a process for the manufacture of a diode device having a tubular housing/actuator.





DETAILED DESCRIPTION OF THE INVENTION

In the disclosure which follows, when surface features of two facing surfaces of electrodes are described as “matching” it means that where one surface has an indentation, the other surface has a protrusion and vice versa. Thus when “matched” the two surfaces are substantially equidistant from each other throughout their operating range.


Embodiments of the present invention and their technical advantages may be better understood by referring to FIG. 1, in which a first substrate 102 is provided. Preferably the substrate comprises silicon, though other materials commonly used, such as without limitation glass, silica or molybdenum may be utilized.


In a first step 100, a network of channels 104 is created in the surface of the substrate. The channels may be formed by any conventional method, including but not limited to photolithography and ion beam milling. Typically the channels have a depth of 100 nm, and the spacing between the channels is typically 500 μm. Other depths and spacings may be conveniently employed, the key feature of this part of the invention is that the channels are of sufficient depth and spacing to accommodate material pushed laterally in step 150 below. In a preferred embodiment the channels are arranged in a grid-like formation as shown in the plan view 110. However, other arrangements are possible; the key feature of this part of the invention is that the channels are interconnected into a network of channels.


In a second step 120, a first material 122 is deposited on a surface of the substrate. The first material comprises material that is suitable for use as an electrode. Preferably, the first material comprises silver. Other materials include gold, platinum, palladium, tungsten or chromium. Whilst step 120 is shown as a single step, it may comprise multiple steps. For example, in a preferred embodiment, a layer of silver is first deposited. Then, the surface of the layer of silver is oxidized to form a layer of silver oxide. Subsequently the layer of silver oxide is caesiated to form a layer of AgCsO on the surface of the first material. The scope of the invention is not limited to the use of these materials, and the use of other materials commonly employed in wafer applications are encompassed within the present invention.


In a third step 130, a second substrate 132 is provided, and in a step analogous to step 100, a network of channels is created in the surface of the substrate. Preferably the channels have a depth of 100 nm, and the spacing between the channels is typically 500 μm. Other depths and spacings may be conveniently employed, the key feature of this part of the invention is that the channels are of sufficient depth and spacing to accommodate material pushed laterally in step 150 below. In a preferred embodiment the channels are arranged in a grid-like formation as shown in the plan view 110. However, other arrangements are possible; the key feature of this part of the invention is that the channels are interconnected into a network of channels.


In a fourth step 140, a second material 142 is deposited on a surface of the substrate. The second material comprises material that is suitable for use as an electrode. Preferably, the second material comprises silver. Other materials include gold, platinum, palladium, tungsten or chromium. Whilst step 140 is shown as a single step, it may comprise multiple steps. For example, in a preferred embodiment, a layer of silver is first deposited. Then, a layer of an insulator material, as disclosed in WO04049379, such as C3N4 or Al4Si3 may be formed on the layer of silver. The scope of the invention is not limited to the use of these materials, and the use of other materials commonly employed in wafer applications are encompassed within the present invention.


In a fifth step 150, the first substrate and the one or more layers deposited thereon, and the second substrate and the one or more layers deposited thereon are pressed together with sufficient force that surface features on material 122 are ‘matched’ on surface material 142, and surface features on material 142 are ‘matched’ on surface material 122. Substrates may be pressed together by means of cold pressing, as known in the art, wherein pressure is applied by means of a piston at temperatures below the melting point of the electrode materials. Substrates may also be pressed together by the application of cold isostatic pressure, as known in the art. Typical pressures employed in this process differ depending on the specific materials used but are of the order of 10-120 GPa. The duration for which the substrates are pressed together is in the order of a few minutes and the temperature typically not much above ambient temperature, i.e. about 25 degree C.


During the pressing process, material displaced is able to squeezed into the network of channels. Without the network of channels, the surface replication step will not work, as there is nowhere for displaced material to be squeezed.


Depending on the nature of the layers deposited on the two substrates, the two substrates may need to be heated (to reduce the hardness of the layers) or cooled (to increase the hardness of the layers).


Preferably, all the steps above are performed in a substantially evacuated atmosphere.


In a sixth step 160, the composite is split between layers 122 and 142 to form two electrodes in which sur6ce features of one are reflected in the other; thus where layer 122 has a protruding feature, layer 142 has a matching indented feature, and vice versa. This relationship, of course, does not bold in the regions of the channels. The separation step may be achieved, for example and without limitation, by applying an electrical current through the materials to separate the electrodes along the boundary of two layers; by cooling or heating the materials, so that the differential in the Thermal Coefficient of Expansion (TCE) between two materials breaks the adhesive bond between the two materials; by forcible separation of the two materials to break the adhesion between the two materials, for example by means of piezoelectric actuators as known in the art; or by the addition or removal of energy, for example by means of an ultrasonic treatment step. A specific example is given below.


In a preferred embodiment the force with which the two substrates are pressed together in step 150 is sufficient that the two substrates and the one or more layers deposited thereupon form a single composite 152. According to this embodiment, during a sixth step 160, the temperature of the composite is altered such that the composite splits between layers 122 and 142 to form two electrodes in which surface features of one are reflected in the other; thus where layer 122 has a protruding feature, layer 142 has a matching indented feature, and vice versa. For example without limitation, a composite formed from the materials described above (Ag/AgO/AgCsO on substrate 102 and insulator/Ag on substrate 122) is cooled further, which causes the composite to split into two halves along the junction between the AgCsO layer and the insulator layer.


Thus two matching electrodes are formed, which may be utilized in devices requiring close-spaced electrodes, such as the tunnelling devices described in U.S. Pat. No. 6,720,704.


For example, and without limitation, first substrate 102 may comprise n-type doped silicon, with conductivity of the order of 0.05 Ohm cm. A 0.1.mu.m thick titanium film, comprising first material 122, is deposited over the silicon substrate using DC magnetron sputtering method. Second substrate 132 may comprise copper, coated with silver, corresponding to second material 142. A network of channels is formed on the surfaces of both the silicon and copper substrates by means of focused ion beam miliing, as known in the art. The titanium coated silicon substrate and silver coated copper substrate are then pressed together by way of cold pressing with applied pressure of 110 GPa. The composite formed thereby can be split by way of application of a current of the order of 0.1 snips/cm2 and 0.1 V. Alternatively, piezoelectric actuators may be used to draw the electrodes apart. The composite may also be cooled to 0° C. or heated to 40° C., whereby the silver and titanium layers separate due to their different coefficients of thermal expansion.


For example and without limitation, the composite may be housed in the device described in WO03090245, as shown in FIG. 2 and as disclosed below. Referring now to FIG. 2, composite 78 is composite 152 depicted in FIG. 1 having a further layer of copper 76 grown electrochemically by conventional processes on substrate 132. In step 500 a first substrate 502 is brought into contact with a polished end of a quartz tube 90. Substrate 502 is any material which may be bonded to quartz, and which has a similar thermal expansion coefficient to quartz. Preferably substrate 502 is molybdenum, or silicon doped to render at least a portion of it electrically conductive. Substrate 502 has a depression 504 across part of its surface. Substrate 502 also has a locating hole 506 in its surface. In step 510, liquid metal 512, is introduced into depression 502. The liquid metal is a metal having a high temperature of vaporization, and which is liquid under the conditions of operation of the device. The high temperature of vaporization ensures that the vapor from the liquid does not degrade the vacuum within the finished device. Preferably the liquid metal is a mixture of Indium and Gallium. Composite 78 is positioned so that alignment pin 514 is positioned above locating hole 506. Alignment pin 514, which is pre-machined, is placed on the composite near the end of the electrolytic growth phase; this results in its attachment to the layer of copper 76. The diameter of the alignment pin is the same as the diameter of the locating hole. In step 520, the polished silicon periphery of the composite 78 is contacted with the other polished end of the quartz tube 90; at the same time, the attachment pin seats in locating hole. During this step, substrate 502 is heated so that locating hole expands; when the assemblage is subsequently cooled, there is a tight fit between the alignment pin and the locating hole. High pressure is applied to this assemblage, which accelerates the chemical reaction between the polished silicon periphery of the composites and the polished ends of the quartz tube, bonding the polished surfaces to form the assemblage depicted in step 520. In step 530, the assemblage is heated, and a signal applied to the quartz tube to cause the composite to open as shown, forming two electrodes, 72 and 74. This is analogous to step 160 and the electrode composite opens as shown, forming a pair of matching electrodes, 72 and 74. During the opening process, the tight fit between the alignment pin and the locating hole ensures that the electrodes 72 and 74 do not slide relative to one another.


Other housing designs and integration approaches may be adopted, and the scope of the present invention is not limited by the housing and integration example disclosed above.


Although the above specification contains many specificities, these should not be construed as limiting the scope of the invention but as merely providing illustrations of some of the presently preferred embodiments of this invention.


Devices made according to the present invention may be used in diode devices, vacuum diode devices, heat pumps, any other devices that are based on tunneling effects, and the like.


While this invention has been described with reference to numerous embodiments, it is to be understood that this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments will be apparent to persons skilled in the art upon reference to this description. It is to be further understood, therefore, that numerous changes in the details of the embodiments of the present invention and additional embodiments of the present invention will be apparent to, and may be made by, persons of ordinary skill in the art having reference to this description. It is contemplated that all such changes and additional embodiments are within the spirit and true scope of the invention as claimed below.


All publications and patent applications mentioned in this specification are indicative of the level of skill of those skilled in the art to which this invention pertains. All publications and patent applications are herein incorporated by reference to the same extent as if each individual publication or patent application was specifically and individually indicated to be incorporated by reference.

Claims
  • 1. A process for making a matching pair of surfaces comprising the steps: a) creating a network of channels on a surface of a first substrate;b) coating a layer of a first material over said surface of said first substrate;c) creating a network of channels on a surface of a second substrate;d) coating a layer of a second material over said surface of said second substrate;e) contacting said layer of a first material and said layer of a second material;f) applying pressure across said layer of a first material and said layer of a second material; pressing said first material and said second material into said network of channels, thereby forming a composite; and,g) separating said compositewhereby a matching pair of surfaces is formed, wherein where one surface has an indentation the other surface has a protrusion so that the two surfaces are substantially equidistant from each other.
  • 2. The process of claim 1 wherein said step of creating a network of channels comprises photolithography.
  • 3. The process of claim 1 wherein said step of creating a network of channels comprises ion beam milling.
  • 4. The process of claim 1 wherein said step of coating a layer of a first material comprises multiple coating steps.
  • 5. The process of claim 1 wherein said step of coating a layer of a first material comprises the steps: a) depositing a layer of silver;b) oxidising partially said layer of silver and forming a layer of silver oxide; andc) exposing said layer of silver oxide to caesium and forming a layer of caesiated silver oxide.
  • 6. The process of claim 1 wherein said first material comprises more than one material.
  • 7. The process of claim 1 wherein said step of coating a layer of a second material comprises multiple coating steps.
  • 8. The process of claim 1 wherein said step of coating a layer of a second material comprises the steps: a) depositing a layer of silver, andb) depositing a layer of an insulator on said layer of silver.
  • 9. The process of claim 8 wherein said insulator material comprises a material selected from the group consisting of: aluminum oxide (Al2O3), carbon nitride (C3N4), and aluminum silicide (Al4Si3).
  • 10. The process of claim 1 wherein said second material comprises more than one material.
  • 11. The process of claim 1 wherein said network of channels is characterised by having a depth of approximately 100 nm and a spacing between the channels is approximately 500 μm.
  • 12. The method of claim 1 wherein said step of separating said composite comprises applying an electric current between said first material and said second material.
  • 13. The method of claim 1 wherein said step of separating said composite comprises heating said composite.
  • 14. The method of claim 1 wherein said step of separating said composite comprises cooling said composite.
  • 15. The method of claim 1 wherein said step of separating said composite comprises applying or removing energy to or from the composite.
  • 16. The method of claim 1 wherein said step of separating said composite comprises applying a mechanical force.
  • 17. A pair of matching electrodes made according to the method of claim 1.
Priority Claims (1)
Number Date Country Kind
0423534.7 Oct 2004 GB national
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of U.K. Provisional Application No. GB0423534.7, filed Oct. 25, 2004. This application is a continuation-in-part of U.S. patent application Ser. No. 10/234,498, filed 3 Sep. 2002, now U.S. Pat. No. 7,140,102 which claims the benefit of U.S. Provisional Application No. 60/316,918, filed 2 Sep. 2001. This application is a Continuation-in-Part of U.S. patent application Ser. No. 10/507,273, now U.S. Pat. No. 7,169,006 which is the U.S. national stage application of International Application PCT/US03/07015, filed Mar. 6, 2003, which international application was published on Oct. 30, 2003, as International Publication WO03090245 in the English language. The International Application claims the benefit of U.S. Provisional Application No. 60/362,494, filed Mar. 6, 2002, and U.S. Provisional Application No. 60/373,508, filed Apr. 17, 2002. This application is a Continuation-in-Part of U.S. patent application Ser. No. 10/823,483, filed 12 Apr. 2004, now abandoned which is a Continuation-in-Part of U.S. patent application Ser. No. 09/481,803, filed 31 Aug. 1998, U.S. Pat. No. 6,720,704, which is a Continuation-in-Part of U.S. patent application Ser. No. 08/924,910, filed 8 Sep. 1997, abandoned. The above-mentioned patent applications are assigned to the assignee of the present application and are herein incorporated in their entirety by reference.

US Referenced Citations (100)
Number Name Date Kind
2510397 Hansell Jun 1950 A
2915652 Hatsopoulos Dec 1959 A
3021472 Hernqvist Feb 1962 A
3118107 Gabor Jan 1964 A
3169200 Huffman Feb 1965 A
3173032 Maynard Mar 1965 A
3194989 Garbuny Jul 1965 A
3238395 Sense Mar 1966 A
3239745 Hernqvist Mar 1966 A
3267307 Fox Aug 1966 A
3267308 Hernqvist Aug 1966 A
3300660 Bensimon Jan 1967 A
3328611 Davis Jun 1967 A
3376437 Meyerand, Jr. Apr 1968 A
3393330 Vary Jul 1968 A
3470393 Moncorge Sep 1969 A
3515908 Caldwell Jun 1970 A
3519854 Davis Jul 1970 A
3578992 Shimada May 1971 A
3740592 Engdahl et al. Jun 1973 A
3821462 Kaufman et al. Jun 1974 A
3843896 Rason et al. Oct 1974 A
4004210 Yater Jan 1977 A
4011582 Cline et al. Mar 1977 A
4039352 Marinescu Aug 1977 A
4063965 Cline et al. Dec 1977 A
4224461 Snyder, Jr. et al. Sep 1980 A
4281280 Richards Jul 1981 A
4410951 Nakamura Oct 1983 A
4423347 Kleinschmidt Dec 1983 A
4667126 Fitzpatrick May 1987 A
4686162 Stangl et al. Aug 1987 A
4937489 Hattori Jun 1990 A
4958201 Mimura Sep 1990 A
5023671 DiVincenzo et al. Jun 1991 A
5028835 Fitzpatrick Jul 1991 A
5049775 Smits Sep 1991 A
5068535 Rabalais Nov 1991 A
5083056 Kondou Jan 1992 A
5119151 Onda Jun 1992 A
5229320 Ugajin Jul 1993 A
5233205 Usagawa Aug 1993 A
5247223 Mori Sep 1993 A
5307311 Sliwa, Jr. Apr 1994 A
5332952 Ugajin Jul 1994 A
5336547 Kawakita et al. Aug 1994 A
5351412 Furuhata Oct 1994 A
5356484 Yater Oct 1994 A
5371388 Oda Dec 1994 A
5410166 Kennel Apr 1995 A
5432362 Lippens et al. Jul 1995 A
5465021 Visscher Nov 1995 A
5487790 Yasuda Jan 1996 A
5503963 Bifano Apr 1996 A
5521735 Shimizu et al. May 1996 A
5579232 Tong et al. Nov 1996 A
5592042 Takuchi Jan 1997 A
5604357 Hori Feb 1997 A
5654557 Taneya et al. Aug 1997 A
5675972 Edelson Oct 1997 A
5699668 Cox Dec 1997 A
5701043 Razzaghi Dec 1997 A
5705321 Brueck et al. Jan 1998 A
5719407 Ugajin Feb 1998 A
5722242 Edelson Mar 1998 A
5772905 Chou Jun 1998 A
5810980 Edelson Sep 1998 A
5874039 Edelson Feb 1999 A
5917156 Nobori et al. Jun 1999 A
5973259 Edelson Oct 1999 A
5981071 Cox Nov 1999 A
5981866 Edelson Nov 1999 A
5994638 Edelson Nov 1999 A
6064137 Cox May 2000 A
6084173 DiMatteo Jul 2000 A
6089311 Edelson Jul 2000 A
6117344 Cox et al. Sep 2000 A
6214651 Cox Apr 2001 B1
6225205 Kinoshita May 2001 B1
6281514 Tavkhelidze Aug 2001 B1
6309580 Chou Oct 2001 B1
6417060 Tavkhelidze et al. Jul 2002 B2
6495843 Tavkelidze et al. Dec 2002 B1
6531703 Tavkhelidze et al. Mar 2003 B1
6680214 Tavkhelidze et al. Jan 2004 B1
6720704 Tavkhelidze et al. Apr 2004 B1
6957608 Hubert et al. Oct 2005 B1
6964793 Willson et al. Nov 2005 B2
6971165 Tavkhelidze Dec 2005 B1
7100263 Imada et al. Sep 2006 B2
7140102 Taliashvili et al. Nov 2006 B2
7150844 Deeman et al. Dec 2006 B2
7169006 Tavkhelidze et al. Jan 2007 B2
7291554 Nakagawa et al. Nov 2007 B2
7294571 Nakagawa et al. Nov 2007 B2
20010046749 Tavkhelidze et al. Nov 2001 A1
20030068431 Taliashvili et al. Apr 2003 A1
20030221608 Mori Dec 2003 A1
20040174596 Umeki Sep 2004 A1
20040195934 Tanielian Oct 2004 A1
Foreign Referenced Citations (14)
Number Date Country
3404137 Aug 1985 DE
3818192 Dec 1989 DE
0437654 Jul 1991 EP
03155376 Jul 1991 JP
404080964 Mar 1992 JP
05226704 Sep 1993 JP
861916 Sep 1981 SU
WO 9702460 Jan 1997 WO
WO 9913562 Mar 1999 WO
WO-9964642 Dec 1999 WO
WO-0059047 Oct 2000 WO
WO-0247178 Jun 2002 WO
WO 03090245 Oct 2003 WO
WO-2003083177 Oct 2003 WO
Related Publications (1)
Number Date Country
20060038290 A1 Feb 2006 US
Provisional Applications (3)
Number Date Country
60316918 Sep 2001 US
60362494 Mar 2002 US
60373508 Apr 2002 US
Continuation in Parts (6)
Number Date Country
Parent 10234498 Sep 2002 US
Child 11254495 US
Parent 11254495 Oct 2005 US
Child 11254495 US
Parent 10507273 US
Child 11254495 US
Parent 10823483 Apr 2004 US
Child 10507273 US
Parent 09481803 Aug 1998 US
Child 10823483 US
Parent 08924910 Sep 1997 US
Child 09481803 US