Barfnecht, A. T. et al., "Josephson Junction Integrated Circuit Process with Planarized PECVD SiO2 Dielectric," IEEE Trans. on Applied Superconductivity, vol. 3, No. 1, Mar. 1993, pp. 2201-2203. |
Kerber, G. L. et al., "An Improved NbN Integrated Circuit Process Featuring Thick NbN Ground Plane and Lower Parasitic Circuir Inductances," IEEE Trans. on Applied Superconductivity, vol. 7, No. 2, Jun. 1997, pp. 2638-2643. |
Kohlstedt, H. et al., "Double Barrier Long Josephson Junctions with a Contact to the Intermediate Superconducting Layer," IEEE Trans. On Applied Superconductivity, vol. 5, No. 2, Jun. 1995, pp. 2939-2942. |
Marathe, Amit P. et al., "Planarization Techniques for Multilevel HTS Integrated Circuit Process," IEEE Trans. on Applied Superconductivity, vol. 3, No. 1, Mar. 1993, pp. 2373-2376. |
Marathe, Amit P. et al., "Process Issues and Components for HTS Digital Integrated Circuit Fabrication," IEEE Trans. on Applied Superconductivity, vol. 5, No. 2, Jun. 1995, pp. 3135-3138. |
Nagasawa, S. et al., "Nb Multilayer Planarization Technology for a Subnanosecond Josephson 1K-Bit RAM," IEEE Trans. on Magnetics, vol. 25, No. 2, Mar. 1989, pp. 777-782. |
Tarutani, Yoshinobu et al., "Niobium-Based Integrated Circuit Technologies," Proc. of the IEEE, vol. 77, No. 8, Aug. 1989, pp. 1164-1176. |