Claims
- 1. A delay compensation circuit for a delay locked loop which includes a main delay line having a fine delay segment and a coarse delay segment, the delay compensation circuit comprising:(a) a system clack input receiving system clock; (b) a first path coupled to the system clock input, the first path consisting of a plurality of controllable fine delay elements; (c) a second path coupled to the system clock input in parallel with the fine delay elements, the second path including a single coarse delay element; (d) a phase detector having a pair of inputs coupled to outputs from the first and second path and a pair of outputs; and (e) a counter having inputs coupled to the outputs from the phase detector and to the system clock, for providing an output result for adjusting the number of fine delay elements in the first path; and (f) the counter providing said output result to a fine delay counter of in the main delay line when delays of the first and second paths are substantially equal.
- 2. The delay compensation circuit as defined in claim 1, wherein the compensation circuit and the main delay line are located on a chip in close proximity to each other.
- 3. The delay compensation circuit as defined in claim 1, wherein the system clock is a delayed version of the system clock fed to the delay locked loop.
Parent Case Info
This application is a continuation application of U.S. Ser. No. 09/106,755 filed Jun. 30, 1998.
US Referenced Citations (6)
Number |
Name |
Date |
Kind |
3829843 |
Cichetti, Jr. et al. |
Aug 1974 |
A |
5295164 |
Yamamura |
Mar 1994 |
A |
5515403 |
Sloan et al. |
May 1996 |
A |
5963069 |
Jefferson et al. |
Oct 1999 |
A |
5969551 |
Fujioka |
Oct 1999 |
A |
6327318 |
Bhullar et al. |
Dec 2001 |
B1 |
Foreign Referenced Citations (1)
Number |
Date |
Country |
0704975 |
Mar 1996 |
EP |
Continuations (1)
|
Number |
Date |
Country |
Parent |
09/106755 |
Jun 1998 |
US |
Child |
09/968897 |
|
US |