Claims
- 1. A processor, comprising:a monitor for measuring the relative amount of idle time within said processor, results of said measuring being used by said processor for controlling a clock speed of said processor.
- 2. The processor of claim 1, wherein said controlling a clock speed of said processor is responsive to usage of said processor being below a preselected level.
- 3. The processor of claim 1, wherein said clock speed of said processor is controlled to reduce processor idle time.
- 4. The processor of claim 1, wherein said clock speed of said processor is controlled to minimize the relative amount of processor idle time.
- 5. The processor of claim 1, wherein said monitor inhibits modification of said clock speed while said processor is processing critical I/O.
- 6. The processor of claim 1, wherein said processor releases control of said clock speed in response to said monitor detecting a critical I/O request.
- 7. The processor of claim 1, wherein said monitor is self-tuning.
- 8. The processor of claim 7, wherein said monitor uses a control system of continuous feedback loops.
- 9. The processor of claim 1, wherein said processor is a central processing unit (CPU).
- 10. The processor of claim 1, wherein said monitor is a program installed on said processor.
- 11. A processor, comprising:a monitor for measuring the relative amount of activity time within said processor, results of said measuring being used by said processor for controlling a clock speed of said processor.
- 12. The processor of claim 11, wherein said controlling a clock speed of said processor is responsive to usage of said processor being below a preselected level.
- 13. The processor of claim 11, wherein said clock speed of said processor is controlled to reduce processor idle time.
- 14. The processor of claim 11, wherein said clock speed of said processor is controlled to minimize the relative amount of processor idle time.
- 15. The processor of claim 11, wherein said monitor inhibits modification of said clock speed while said processor is processing critical I/O.
- 16. The processor of claim 11, wherein said processor releases control of said clock speed in response to said monitor detecting a critical I/O request.
- 17. The processor of claim 11, wherein said monitor is self-tuning.
- 18. The processor of claim 17, wherein said monitor uses a control system of continuous feedback loops.
- 19. The processor of claim 11, wherein said processor is a central processing unit (CPU).
- 20. The processor of claim 11, wherein said monitor is a program installed on said processor.
- 21. A processor, comprising:a monitor for measuring the relative amount of idle time and activity time within said processor, results of said measuring being used by said processor for controlling a clock speed of said processor.
- 22. The processor of claim 21, wherein said controlling a clock speed of said processor is responsive to usage of said processor being below a preselected level.
- 23. The processor of claim 21, wherein said clock speed of said processor is controlled to reduce processor idle time.
- 24. The processor of claim 21, wherein said clock speed of said processor is controlled to minimize the relative amount of processor idle time.
- 25. The processor of claim 21, wherein said monitor inhibits modification of said clock speed while said processor is processing critical I/O.
- 26. The processor of claim 21, wherein said processor releases control of said clock speed in response to said monitor detecting a critical I/O request.
- 27. The processor of claim 21, wherein said monitor is self-tuning.
- 28. The processor of claim 27, wherein said monitor uses a control system of continuous feedback loops.
- 29. The processor of claim 21, wherein said processor is a central processing unit (CPU).
- 30. The processor of claim 21, wherein said monitor is a program installed on said processor.
- 31. A processor, comprising:a monitor for measuring the relative amount of idle time within said processor, results of said measuring being used by said processor to control power dissipation associated with said processor.
- 32. A processor, comprising:a monitor for measuring the relative amount of activity time within said processor, results of said measuring being used by said processor to control power dissipation associated with said processor.
- 33. A processor, comprising:a monitor for measuring the relative amount of idle time and activity time within said processor, results of said measuring being used by said processor to control power dissipation associated with said processor.
Parent Case Info
This application is a Continuation of application Ser. No. 10/074,739, filed Feb. 11, 2002, which is a Continuation of application Ser. No. 09/756,838, filed Jan. 9, 2001, now U.S. Pat. No. 6,397,340 which is a Continuation of application Ser. No. 09/392,205, filed Sep. 8, 1999, now U.S. Pat. No. 6,173,409 which is a Continuation of application Ser. No. 08/023,831, filed Feb. 23, 1993, now U.S. Pat. No. 6,006,336 which is a Continuation of application Ser. No. 07/429,270 filed Oct. 30, 1989, now U.S. Pat. No. 5,218,704.
US Referenced Citations (52)
Foreign Referenced Citations (4)
Number |
Date |
Country |
0 363 567 |
Sep 1889 |
EP |
0 349 726 |
Jan 1990 |
EP |
0 349 726 |
Jan 1990 |
EP |
0 363 567 |
Apr 1990 |
EP |
Non-Patent Literature Citations (2)
Entry |
“System Power Savings by Automatic Sleep Mode”, IBM Technical Disclosure Bulletin, vol. 29, No. 9, Feb. 1987, pp. 4122-4124. |
“Advanced Clock Controller Cuts Power Needs, Size of Static CMOS Systems”, Curtis A. Mros and Walt Niewierski, Harris Corp., CMOS Technology, Design Entry, 6 pages. |
Continuations (5)
|
Number |
Date |
Country |
Parent |
10/074739 |
Feb 2002 |
US |
Child |
10/375982 |
|
US |
Parent |
09/756838 |
Jan 2001 |
US |
Child |
10/074739 |
|
US |
Parent |
09/392205 |
Sep 1999 |
US |
Child |
09/756838 |
|
US |
Parent |
08/023831 |
Feb 1993 |
US |
Child |
09/392205 |
|
US |
Parent |
07/429270 |
Oct 1989 |
US |
Child |
08/023831 |
|
US |