Farley et al., "Integrated Static SCR Memory Cell", IBM Technical Disclosure Bulletin, vol. 22, No. 1, Jun. 1979, pp. 135-136. |
Boudon et al., "Fast-Read Reference Scheme for Multi-Emitter (Harper) Cell", IBM Technical Disclosure Bulletin, vol. 21, No. 4, Sep. 1978, pp. 1476-1478. |
Dorler et al., "Lateral PNP Design for Memory Cell", IBM Technical Diclosure Bulletin, vol. 17, No. 6, Nov. 1974, pp. 1619-1620. |
Dorler et al., "Complementary Transistor Switch Memory Cell", IBM Technical Disclosure Bulletin, vol. 16, No. 12, May 1974, pp. 3931-3932. |
Gaensslen, "Complementary Four Device FET Memory Cell", IBM Technical Disclosure Bulletin, vol. 13, No. 12, May 1971, pp. 3614-3615. |
Dorler et al., "AC Write Scheme for Bipolar Random-Access Memories Using Schottky Coupled Cells", IBM Technical Diclosure Bulletin, vol. 23, No. 11, Apr. 1981, pp. 4960-4962. |