P. Touhy et al., "Realistic Worst-Case Parameters for Circuit Simulation", IEE Proceedings, vol. 134, PtI, No. 5, Oct. 1987, pp. 137-140. |
Nassif, S.R., et al., "A Methodology for Worst-Case Analysis of Integrated Circuits", IEEE Transactions on Computer aided design, vol. CAD-5, No. 1, 104-113 (1986). |
Cox, P., et al. "Statistical Modeling for Efficient Parametric Yield Estimation of MOS VLSI Circuits", IEEE Trans. Electron Devices, vol. ED-32 No. 2, 471-478 (1985). |
Bolt, M., et al., "Realistic Statistical Worst-Case Simulations of VLSI Circuits", IEEE Transactions on Semiconductor Manufacturing, vol. 4 No. 3, 193-198 (1991). |