Wolfe, S., "Silicon Processing For The VLSI Era," vol. 3: The Submicron MOSFET, Lattice Press, CA, 1985, pp. 495-496. |
Wolfe, et al., "Silicon Processing For The VLSI Era," vol. 1: Process Technology, Lattice Press, CA, 1986, pp. 429-446. |
Wolf, "Silicon Processing for the VLSI Era, vol. 1, Process Technology,", pp. 198-218. |
Molle, P. et al., "Nitrogen Implantation for Local Oxidation of Silicon," Nuclear Instruments & Methods in Physics Research, Section -B: Bean Interactions with Materials and Atoms, vol. B55, No. 1/04, Apr. 2, 1991, pp. 860-865. |
Schott, K. et al., "Blocking of Silicon Oxidation by Low-Dose Nitrogen Implantation," Applied Physics A. Solids and Surfaces, vol. A45, No. 1, Jan. 1, 1988, pp. 73-76. |
Patent Abstracts of Japan, Publication No. 01183844; Publication Date: Jul. 21, 1989; Application Date: Jan. 19, 1988; Application No.: 63008901. |
Doyle, B. et al., "Simultaneous Growth of Different Thickness Gate Oxides in Silicon CMOS Processing," IEEE Electron Device Letters, vol. 16, No. 7, Jul. 1995, pp. 301-302. |
Philipossian, A. et al., "Kinetics of Oxide growth During Reoxidation of Lightly Nitrided Oxides," J. Electrochem. Soc. V. 139, No. 9, Sep. 1992, pp. L82-3. |
Ahn, J. et al., "High Quality Ultrathin gate Dielectrics Formation by Thermal Oxidation of Si in N20," J. Electrochem. Soc. V. 139, No. 9, Sep. 1991, pp. L39-41. |
Kuroi, et al "Novel NICE Structure For High Reliability and High Performance 0.25 micron Dual Gate CMOS", IEDM, pp. 325-328. |
Naito et al., "Effect of Bottom Oxide on the Integrity of Interpolysilicon Ultrathin ONO Films," Journal of the Electrochemical Society, vol. 137, No. 2, Feb. 1, 1990, pp. 635-638. |
Abbas et al., "Improvement of the Gate-Region Integrity in FET Devices," IBM Technical Disclosure Bulletin, vol. 14, No. 11, Apr. 1972, pp. 3348-3350. |
Cheung, "Plasma Immersion Ion Implantation for ULSI Processing," Trends & Applications, 1991, pp. 811-820. |
Wolfe et al., "Silicon Processing for the VLSI Era, vol. 1, Process Technology," p. 321. |