| Coe, "The Lateral Diffusion of Boron in Polycrystalline Silicon and its Influence on the Fabrication of Sub-Micron Mosts", Solid State Electronics V20, 1977, pp. 985-992. |
| Abbas, et al. "Extending the Minimal Dimesions of Photolithographic Integrated Circuit Fabrication Processing", IBM Technical Disclosure Bulletin V20 N4, Sep. 1977, pp. 1376-1378. |
| Miller, "High Density Planar Metal Lands", IBM Technical Disclosure Bulletin V23 N6, Nov. 1980, pp. 2270-2276. |
| Goth, et al., "Tighter Spacing of Metal Lines for Improved Density", IBM Technical Disclosure Bulletin V24 N2, Jul. 1981, pp. 1286-1287. |
| Tsang, "Method to Improve the Controllability of Lightly Doped Drain SiO.sub.2 Spacer Formation", IBM Technical Disclosure Bulletin V24 N2, Jul. 1981 pp. 1293-1295. |
| Magso, et al., "Self-Aligned Metal Bipolar Process", IBM Technical Disclosure Bulletin V24 N10, Mar. 1982, pp. 5128-5131. |
| Abbas, et al. "High Performance Lateral Bipolar Devices", IBM Technical Disclosure Bulletin V25 N8, Jan. 1983, pp. 4421-4422. |
| Jambotkar, "Submicrometer-Wide Polysilicon Resistors", IBM Technical Bulletin V25 N9, Feb. 1983, pp. 4785-4788. |
| De La Moneda, "Processes to Reduce and Control the P-Type Doping Concentration at the Boundary Between Recessed Oxide and Active Device Regions", IBM Technical Disclosure Bulletin V25 N11B, Apr. 1983, pp. 6131-6142. |
| Abbas, et al., "Formation of Sub-Micron Patterns with Negligible Tolerance", IBM Technical Disclosure Bulletin V26 N6, Nov. 1983, pp. 2732-2738. |
| Holland, et al., "Advanced Groundrule Processing Performed with Currently Available Photolithographic Tools", IBM Technical Disclosure Bulletin V29 N9, Feb. 1987, pp. 3928-3929. |
| Brady et al., "Nanostructures with Optical Lithography and Double Silylation" IBM Technical Disclosure Bulletin V32 N3B, Aug. 1989, pp. 381-382. |
| Bartush, "Submicron Insulation Thickness to Improve Contact Stud Density", IBM Technical Disclosure Bulletin V33 N4, Sep. 1990, pp. 233-234. |