This invention relates to packages for phosphor-converted light emitting diodes (pcLEDs) and, in particular, to a package that increases light extraction.
For high brightness applications, it is common to mount an array of LED dies on a substrate, where the substrate has metal traces that interconnect the LED dies and lead to anode and cathode electrodes for connection to a power supply. It is common for the LED dies to be GaN-based and emit blue light, where a phosphor (e.g., a YAG phosphor) is deposited over all the LED dies. The combination of the blue light leaking though the phosphor and the yellow-green phosphor light creates white light.
Some light from the LED dies and some light from the phosphor is emitted in the downward direction and is partially absorbed by the substrate. Further, if the individual LED dies are also mounted on submounts (typically much larger than the LED die), and the submount electrodes are bonded to the substrate, the submount surface also absorbs some of the LED and phosphor light. Such absorption by the substrate and submount reduces the overall efficiency of the module.
What is needed is a packaging technique for phosphor-converted LEDs that results in more light being emitted by the package.
In one example of the invention, a starting substrate comprises aluminum for sinking heat. A thin dielectric layer is formed over the top surface of the substrate, and metal traces are patterned over the dielectric. The metal traces define small-area solder pads for a plurality of LED dies, larger anode and cathode electrodes (also solder pads) for the module, and interconnections between the LED dies and electrodes.
In one embodiment, screen printing is used to deposit a solder mask over the substrate. The solder mask deposits a dielectric that has openings exposing the various electrodes and LED die solder pads. The dielectric is a highly reflective material, such as a binder including TiO2, ZiO2, VO2, or other suitable reflective particles, that scatter and reflect any impinging light. The reflective material may be the same white paint that is used in integrating spheres, with a reflectivity greater than about 94%.
Next, the LED die electrodes are soldered to the exposed solder pads. The solder mask openings may be small enough such that the peripheries of the LED dies align with or overhang the reflective material, so that any downward light from the LED dies will be reflected by the reflective material.
A reflective ring, forming vertical walls, is then affixed to the substrate to surround the array of LED dies.
A phosphor is then deposited within the ring (the ring is also used as a mold) to encapsulate the LED dies and wavelength convert the light emitted from the LED dies. The phosphor also serves to conduct heat away from the LED dies. In one embodiment, the LED dies emit blue light, and the blue light plus the phosphor light creates white light.
The LED dies may or may not include a submount. A submount is typically used to simplify handling, add mechanical strength, and/or to provide robust and simple electrodes for soldering to a circuit board. If such a submount is used, the submount is as small as practical so as to not intercept the downward light from the LED semiconductor layers.
Dome lenses may be molded over the LED dies prior to the deposition of the phosphor for improving light extraction.
The reflective solder mask adds no additional steps, yet greatly improves the efficiency of the LED module.
Other embodiments are described.
Elements that are the same or similar are labeled with the same numeral.
The LED die 12 includes a bottom anode electrode 14 coupled to a p-layer 16 and a bottom cathode electrode 18 coupled to an n-layer 20 by a conductor 22 that fills in an etched opening, covered with a dielectric, in the p-layer 16 and active layer 24. The electrode configuration may be more complex and include distributed electrodes for better spreading of current across the LED die 12. The active layer 24 generates light having a peak wavelength. In one example, the peak wavelength is a blue wavelength, and the layers 16, 20, and 24 are GaN-based.
The layers 16, 20, and 24 are epitaxially grown over a substrate 26, such as sapphire. Alternatively, the growth substrate may be removed and replaced by a transparent support substrate affixed to the semiconductor layers by an adhesive or by other techniques. Alternatively, there is no support substrate, although handling of the thin LED semiconductor layers becomes more difficult.
As shown in
The term “LED die” hereinafter refers to either the bare chip (e.g.,
In the remaining figures, it is assumed a submount is not used. However, the LED die/submount may be substituted for the bare LED die 12 in the remaining figures.
A non-conductive dielectric layer 42 (
A patterned metal layer, such as copper, is formed over the dielectric layer 42 to define small solder pad groups 44A, 44B, 44C, and 44D for each of the LED dies 12 in the array, and to define larger solder pads 46 and 48 for the array's anode and cathode electrodes. The solder pad groups 44A-D may include one or more heat sink connections. The metal layer also forms interconnections 50 between the LED dies 12 and the electrodes 46 and 48. In the example, only four LED dies 12 are connected in series and parallel. In other embodiments, more or fewer LED dies 12 may be interconnected in series and/or parallel to achieve the desired electrical characteristics and flux.
A problem with the related prior art LED modules is that a significant portion of the LED light emitted downward is absorbed by the mounting substrate. The most absorption by the substrate occurs in the vicinity of each LED die 12, since that is where the light is the brightest. The present invention minimizes such absorption.
In
Examples of a diffusing white paint include a binder (such as silicone) infused with particles of TiO2, ZiO2, VO2, or other suitable reflective scattering particles.
In another embodiment, the white paint is applied, in conjunction with a mask, by jetting, spraying, a photolithography process with evaporation, or other technique.
Commercially available white paints are greater than 94% reflective for visible wavelengths and are sometimes used in integrating spheres for light measurement. The white paint 52 material should be thermally conductive. Preferably, the reflectivity of the white paint 52 is at least 90% for visible light.
By applying the white paint 52 as the solder mask, it is ensured that the reflective material extends to the edge of the LED dies 12 and even under the LED dies 12 between the electrodes. Accordingly, the white paint 52 maximizes the reflective surface area of the substrate, limits the applied solder to only the areas exposed by the solder mask, and acts as a corrosion barrier for the metal traces, without any added process steps, so there is synergy in the inventive process.
In another embodiment, a conventional solder mask material (e.g., used for non-LED circuit boards) is applied directly over the substrate 40 followed by the deposition of the white paint 52 (using the same mask pattern) if the conventional solder mask material is desired for adequate protection of the substrate 40 and to reduce costs. In such a case, the white paint 52 protects the solder mask material from degrading due to the high intensity blue or UV light.
A solder 54 (
In
In another embodiment, solder is not used. Instead the bonding may be by an ultrasonic weld, a conductive adhesive (electrically and thermally conductive), or using other techniques. In such cases, the “solder mask” would be referred to by a suitable name but would still define the areas on the substrate 40 where the bottom metal bond pad of the LED die is to be bonded, and the exposed areas would be approximately the size of the LED die.
Domed lenses 58 may optionally be molded over the LED dies 12 for improved light extraction and protection of the LED dies 12. In an alternative embodiment, LED dies 12 may be enclosed in domed lens prior to soldering, with or without a submount.
In
As also shown in
The thickness of the phosphor mixture 62 and phosphor particle density are controlled to achieve the desired combination of blue light leakage and phosphor conversion. The phosphor may be a single phosphor (e.g., YAG) or a combination of phosphors (e.g., YAG and red, or green and red, etc.) to achieve the desired color emission.
Preferably, the indices of refraction of the various layers are selected to provide a transition from the high index GaN to the low index of air to minimize total internal reflection (TIR).
The reflective surface of the substrate 40 under the phosphor mixture 62 reflects back over 94% of all the phosphor light emitted in a downward direction.
Any number of LED dies 12 may be mounted on the substrate 40, and the diameter of the ring 60 is that needed to surround the LED dies 12 and may be adjusted accordingly. Any number of the resulting substrates 40 can be connected in a system to achieve any desired flux. In one embodiment, the resulting structure emits white light. Other emission colors are possible by selecting different LED dies and phosphors. A quantum dot material may be substituted for the phosphor mixture 62.
An improvement in efficiency of greater than 10% is typically achieved by using the invention.
While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that changes and modifications may be made without departing from this invention in its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as fall within the true spirit and scope of this invention.
This application is a continuation of U.S. patent application Ser. No. 15/103,474, filed Jun. 10, 2016, which is a § 371 application of International Application No. PCT/IB2014/066349 filed on Nov. 26, 2014 and entitled “REFLECTIVE SOLDER MASK LAYER FOR LED PHOSPHOR PACKAGE,” which claims priority to U.S. Provisional Patent Application No. 61/917,421 filed Dec. 18, 2013, which are incorporated by reference as if fully set forth.
Number | Name | Date | Kind |
---|---|---|---|
6120883 | Litman et al. | Sep 2000 | A |
7329905 | Ibbetson et al. | Feb 2008 | B2 |
7368817 | Pendse | May 2008 | B2 |
8556672 | Imazu | Oct 2013 | B2 |
8574959 | Pendse | Nov 2013 | B2 |
8828753 | Ebe et al. | Sep 2014 | B2 |
9681566 | Bemmerl et al. | Jun 2017 | B2 |
10204887 | Rong et al. | Feb 2019 | B2 |
20050270755 | Tsai et al. | Dec 2005 | A1 |
20100283933 | Schaeffer et al. | Nov 2010 | A1 |
20110049545 | Basin et al. | Mar 2011 | A1 |
20110248287 | Yuan et al. | Oct 2011 | A1 |
20120068204 | Pachler | Mar 2012 | A1 |
20120168795 | Liu | Jul 2012 | A1 |
20120199843 | Heikman et al. | Aug 2012 | A1 |
20120302124 | Imazu | Nov 2012 | A1 |
20130010495 | Moon et al. | Jan 2013 | A1 |
20130105837 | West | May 2013 | A1 |
20130109136 | Foote et al. | May 2013 | A1 |
20130193465 | Xu et al. | Aug 2013 | A1 |
20130264970 | Kuan | Oct 2013 | A1 |
20130322115 | Parker et al. | Dec 2013 | A1 |
20130328070 | Hussell et al. | Dec 2013 | A1 |
20140103384 | Takigawa et al. | Apr 2014 | A1 |
20160315069 | Rong et al. | Oct 2016 | A1 |
Number | Date | Country |
---|---|---|
101807656 | Aug 2010 | CN |
102315185 | Jan 2012 | CN |
102487020 | Jun 2012 | CN |
102884645 | Jan 2013 | CN |
105814704 | Jul 2016 | CN |
2500623 | Sep 2012 | EP |
3084849 | Oct 2016 | EP |
3084849 | Oct 2019 | EP |
2008-505508 | Feb 2008 | JP |
2012-089357 | May 2012 | JP |
2012-142540 | Jul 2012 | JP |
2012-174808 | Sep 2012 | JP |
2012-227293 | Nov 2012 | JP |
2012-243846 | Dec 2012 | JP |
2013-135084 | Jul 2013 | JP |
2017-501578 | Jan 2017 | JP |
6542227 | Jul 2019 | JP |
20100055846 | May 2010 | KR |
20110028307 | Mar 2011 | KR |
2011147636 | Dec 2011 | WO |
WO 2013001686 | Jan 2013 | WO |
2013063030 | May 2013 | WO |
WO-2015092579 | Jun 2015 | WO |
Entry |
---|
“U.S. Appl. No. 15/103,474, Final Office Action dated Jul. 3, 2018”, 14 pgs. |
“U.S. Appl. No. 15/103,474, Final Office Action dated Jul. 20, 2017”, 15 pgs. |
“U.S. Appl. No. 15/103,474, Non-Final Office Action dated Feb. 2, 2018”, 13 pgs. |
“U.S. Appl. No. 15/103,474, Non-Final Office Action dated Feb. 21, 2017”, 13 pgs. |
“U.S. Appl. No. 15/103,474, Notice of Allowance dated Sep. 28, 2018”, 7 pgs. |
“U.S. Appl. No. 15/103,474, Preliminary Amendment filed Jun. 10, 2016”, 6 pgs. |
“U.S. Appl. No. 15/103,474, Response filed May 2, 2018 to Non-Final Office Action dated Feb. 2, 2018”, 10 pgs. |
“U.S. Appl. No. 15/103,474, Response filed May 22, 2017 to Non-Final Office Action dated Feb. 21, 2017”, 15 pgs. |
“U.S. Appl. No. 15/103,474, Response filed Sep. 4, 2018 to Final Office Action dated Jul. 3, 2018”, 8 pgs. |
“U.S. Appl. No. 15/103,474, Response filed Oct. 20, 2017 to Final Office Action dated Jul. 20, 2017”, 13 pgs. |
“Chinese Application Serial No. 2014800694631, Office Action dated Sep. 25, 2019”, (w/ English Translation), 27 pgs. |
“Chinese Application Serial No. 2014800694631, Response filed Dec. 10, 2019 to Office Action dated Sep. 25, 2019”, (w/ English Translation of Claims), 15 pgs. |
“International Application Serial No. PCT/IB2014/066349, International Preliminary Report on Patentability dated Jun. 30, 2016”, 8 pgs. |
“Japanese Application Serial No. 2016-540036, Notification of Reasons for Rejection dated Aug. 28, 2018”, (w/ English Translation), 21 pgs. |
“Japanese Application Serial No. 2016-540036, Wraitten Opinion and Amendment filed Nov. 12, 2018 in response to Notification of Reasons for Rejection dated Aug. 28, 2018”, (w/ English Translation), 10 pgs. |
EPO as ISA, International Search Report and Written Opinion dated Mar. 25, 2015 from International Application No. PCT/182014/066349, filed Nov. 26, 2014, 12 pages. |
“Chinese Application Serial No. 2014800694631, Response filed Apr. 14, 2020 to Examiners Telephone Interview dated Apr. 13, 2020”, w/ English Claims, 9 pgs. |
“Chinese Application Serial No. 201480069463.1, Decision of Rejection dated May 15, 2020”, 31 pgs. |
“Korean Application Serial No. 10-2016-7019152, Notice of Preliminary Rejection dated Nov. 19, 2020”, w/ English Translation, 9 pgs. |
“European Application Serial No. 14825437.8, Communication Pursuant to Article 94(3) EPC dated Apr. 23, 2018”, 6 pgs. |
“European Application Serial No. 14825437.8, Intention to Grant dated Jun. 19, 2019”, 21 pgs. |
“European Application Serial No. 14825437.8, Response filed Aug. 15, 2018 to Communication Pursuant to Article 94(3) EPC dated Apr. 23, 2018”, 12 pgs. |
“Korean Application Serial No. 10-2016-7019152, Response filed Feb. 19, 21 to Notice of Preliminary Rejection dated Nov. 19, 2020”, w/English Claims, 15 pgs. |
Number | Date | Country | |
---|---|---|---|
20190304956 A1 | Oct 2019 | US |
Number | Date | Country | |
---|---|---|---|
61917421 | Dec 2013 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15103474 | US | |
Child | 16268097 | US |