“A Novel High Performance SiGe Channel Heterostructure Dynamic Threshold pMOSFET (HDTMOS)” T. Takagi et al., IEEE Electron Device Letters, May 2001, vol. 22, No. 5, pp. 206-208. |
“SiGe-Channel Heterojunction p-MOSFET” S. Verdonckt-Vandebroek et al., IEEE Transactions on Electron Devices, Jan. 1994, vol. 41, No. 1, pp. 90-101. |
“Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI” F. Assaderaghi et al. , IEEE Transactions on Electron Devices, Mar. 1997, vol. 44, No. 3, pp. 414-422. |
“Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation” F. Assaderaghi et al., IEEE IEDM 94-809, 1994, pp. 33.1.1. |
Bae G J et al: “A novel sige-inserted SOI Structure for high performance PDSOI CMOSFETs” IEDM 2000, Dec. 10, 2000, pp. 667-670, XP010531851, figures 1,7,17-21. |
Pelloie J-L: “SOI for low-power low-voltage -Bulk versus SOI” Microelectronic Engineering, Elsevier Publishers BV., Amsterdam, NL vol. 39, No. 1-4, Dec. 1, 1997, pp. 155-166, XP004099507. |
Ferlet-Cavrois V et al: “Designing MOS/SOI Transistors for High Frequency and Low Voltage Applications” Microelectronic Engineering, Elsevier Publishers BV., Amsterdam , NL, vol. 48, No. 1-4, Sep. 1999, pp. 351-354, XP004193320. |
Persun M et al: “Design of silicon on insulator (SOI) SiGe p-MOSFET for CMOS applications” University/Government/Industry Microelectronics Symposium, 1997 Proceedings of the Twelfth Biennial Rochester, NY, USA Jul. 20-23, 1997, New York, NY, USA, IEEE, US, Jul. 20, 1997, pp. 103-106 XP010242545. |