Dunlop et al. (“Chip Layout Optimization Using Critical Path Weighting”, Paper 9-2, ACM/IEEE 21st Design Automation Conference, Jan. 1984, pp. 278-281). |
Menezes et al. (“Skew reduction in clock trees using wire width optimization”, IEEE, Proceedings of IEEE Custom Integrated Circuits Conference-CICC '93, May 9, 1993, pp. 9.6.1-4). |
Saigo et al. (“Clock Skew Reduction Approach for Standard Cell,” IEEE, Proc. on Custom Integrated Circuits Conference, May 1990, pp. 16.4/1-4). |
Pullela et al. (“Skew and Delay Optimization For Reliable Buffered Clock Trees”, IEEE Comput. Soc. Press, Proceedings of 1993 International Conference on Computer Aided Design, Nov. 7, 1993, pp. 556-562). |