The present invention relates to the field of semiconductor technology, in particular, to a resistive random access memory (RRAM) device and a manufacturing method thereof.
Resistive RAM (RRAM) is a general name for two-terminal reprogrammable devices that can be set to either a low or high resistance state. RRAM generally consists of a dielectric layer disposed between two electrodes. Some types of RRAM conduct by forming a distinct filament in a limited area of the dielectric. Other types of RRAM conduct by changing the properties of the dielectric throughout its area.
RRAM stores data by using the variable resistance characteristic of a dielectric layer interposed between two electrodes. Such dielectric layer, as a resistive layer, is normally insulating but can be made to be conductive through a filament or conduction path formed after application of a sufficiently high voltage, i.e. through a forming process. The conduction path formation can arise from different mechanisms, including defects, metal migration, etc. Once the filament is formed, it may be reset (i.e. broken, resulting in high resistance) or set (i.e. re-formed, resulting in lower resistance) by an appropriately applied voltage.
Typically, RRAM structure has a vertical configuration with a single transistor and a single resistor. Because a large current is required, the size of the memory cell is affected by the transistor. In addition, the RRAM structure requires the bottom electrode, the resistive-switching layer, and the top electrode to be fabricated in the memory area. As a result, there is an additional inter-metal dielectric thickness in the memory region relative to the peripheral circuit region, which leads to low-k layer gap fill problem.
It is one object of the present invention to provide a semiconductor memory device and a manufacturing method thereof in order to solve the above-mentioned deficiencies or shortcomings of the prior art.
One aspect of the invention provides a semiconductor memory device including a substrate; a transistor disposed on the substrate, wherein the transistor comprises a source doped region disposed in the substrate; a drain doped region disposed in the substrate and spaced apart from the source doped region; a channel region in the substrate between the source doped region and the drain doped region; and a gate over the channel region; a data storage region in proximity to the transistor and recessed into the substrate, wherein the data storage region comprises at least one ridge and at least one V-shaped groove; a bottom electrode layer conformally covering the at least one ridge and at least one V-shaped groove within the data storage region; a resistive-switching layer conformally covering the bottom electrode layer; and a top electrode layer covering the resistive-switching layer.
According to some embodiments, the semiconductor memory device further includes a diffusion region surrounding the bottom electrode layer. The drain doped region is merged with the diffusion region.
According to some embodiments, the semiconductor memory device further includes a metal silicide layer between the substrate and the bottom electrode layer.
According to some embodiments, the metal silicide layer comprises nickel silicide.
According to some embodiments, the at least one V-shaped groove is completely filled with the bottom electrode layer, the resistive-switching layer, and the top electrode layer.
According to some embodiments, the bottom electrode layer comprises titanium nitride or tantalum nitride.
According to some embodiments, the resistive-switching layer comprises metal oxide.
According to some embodiments, the resistive-switching layer comprises hafnium oxide, tantalum oxide, titanium oxide or aluminum oxide.
According to some embodiments, the top electrode layer comprises titanium nitride or tantalum nitride.
According to some embodiments, the top electrode layer comprises tungsten.
Another aspect of the invention provides a method for forming a semiconductor memory device. A substrate is provided. A transistor is formed on the substrate. The transistor includes a source doped region disposed in the substrate; a drain doped region disposed in the substrate and spaced apart from the source doped region; a channel region in the substrate between the source doped region and the drain doped region; and a gate over the channel region. A data storage region is disposed in proximity to the transistor and recessed into the substrate. The data storage region comprises at least one ridge and at least one V-shaped groove. A bottom electrode layer is conformally deposited over the at least one ridge and at least one V-shaped groove within the data storage region. A resistive-switching layer is conformally formed on the bottom electrode layer. A top electrode layer is formed on the resistive-switching layer.
According to some embodiments, a diffusion region surrounding the bottom electrode layer is formed. The drain doped region is merged with the diffusion region.
According to some embodiments, a metal silicide layer is formed between the substrate and the bottom electrode layer.
According to some embodiments, the metal silicide layer comprises nickel silicide.
According to some embodiments, the at least one V-shaped groove is completely filled with the bottom electrode layer, the resistive-switching layer, and the top electrode layer.
According to some embodiments, the bottom electrode layer comprises titanium nitride or tantalum nitride.
According to some embodiments, the resistive-switching layer comprises metal oxide.
According to some embodiments, the resistive-switching layer comprises hafnium oxide, tantalum oxide, titanium oxide or aluminum oxide.
According to some embodiments, the top electrode layer comprises titanium nitride or tantalum nitride.
According to some embodiments, the top electrode layer comprises tungsten.
These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
In the following detailed description of the disclosure, reference is made to the accompanying drawings, which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention.
Other embodiments may be utilized, and structural, logical, and electrical changes may be made without departing from the scope of the present invention. Therefore, the following detailed description is not to be considered as limiting, but the embodiments included herein are defined by the scope of the accompanying claims.
Please refer to
As shown in
As shown in
The aforementioned wet etching method can be performed using tetramethylammonium hydroxide (TMAH) to etch the substrate 100 between the grooves 104 in the data storage region DR into a structure having a spire-shaped or triangular profile.
As shown in
As shown in
As shown in
As shown in
An ion implantation process 350 is then performed to form a source doped region SS and a drain doped region DD in the substrate 100 on both sides of the gate electrode GE, respectively, so that the fabrication of the transistor T is completed. A channel region CH is formed in the substrate 100 between the source doped region SS and the drain doped region DD of the transistor T. The gate electrode GE is located above the channel region CH. According to an embodiment of the present invention, the source doped region SS and the drain doped region DD may be N+ doped regions. According to an embodiment of the present invention, the drain doped region DD and the diffusion region DF are connected and merged together.
As shown in
As shown in
A bottom electrode layer BE is conformally deposited on the ridges 112 and the V-shaped grooves 114 in the data storage region DR. Then, a resistive-switching layer RS is conformally formed on the bottom electrode layer BE. Next, a top electrode layer TE is formed on the resistive-switching layer RS. According to an embodiment of the present invention, the V-shaped grooves 114 are completely filled by the bottom electrode layer BE, the resistive-switching layer RS, and the top electrode layer TE.
According to an embodiment of the present invention, the bottom electrode layer BE may include titanium nitride or tantalum nitride. According to an embodiment of the present invention, the resistive-switching layer RS may include a metal oxide. According to an embodiment of the present invention, for example, the resistive-switching layer RS may include hafnium oxide, tantalum oxide, titanium oxide, or aluminum oxide. According to an embodiment of the present invention, the top electrode layer TE may include titanium nitride or tantalum nitride. According to another embodiment of the present invention, the top electrode layer TE may include tungsten.
As shown in
As shown in
Structurally, as shown in
According to an embodiment of the present invention, the data storage region DR includes at least one ridge 112 and at least one V-shaped groove 114. According to an embodiment of the present invention, the bottom electrode layer BE conformally covers the ridges 112 and the V-shaped grooves 114 in the data storage region DR. According to an embodiment of the present invention, the resistive-switching layer RS conformally covers the bottom electrode layer BE. According to an embodiment of the present invention, the top electrode layer TE covers the resistive-switching layer RS.
According to an embodiment of the present invention, the semiconductor memory device MC further includes a diffusion region DF surrounding the bottom electrode layer BE, wherein the drain doped region DD is merged with the diffusion region DF.
According to an embodiment of the present invention, the semiconductor memory device MC further includes a metal silicide layer SIC located between the substrate 100 and the bottom electrode layer BE. According to an embodiment of the present invention, the metal silicide layer includes nickel silicide.
According to an embodiment of the present invention, the V-shaped grooves 114 are completely filled by the bottom electrode layer BE, the resistive-switching layer RS, and the top electrode layer TE. According to an embodiment of the present invention, the bottom electrode layer BE includes titanium nitride or tantalum nitride. According to an embodiment of the present invention, the resistive-switching layer RS includes a metal oxide. According to an embodiment of the present invention, the resistive-switching layer RS includes hafnium oxide, tantalum oxide, titanium oxide or aluminum oxide. According to an embodiment of the present invention, the top electrode layer TE includes titanium nitride or tantalum nitride. According to an embodiment of the present invention, the top electrode layer TE includes tungsten.
Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Number | Date | Country | Kind |
---|---|---|---|
202210092678.1 | Jan 2022 | CN | national |