Claims
- 1. A semiconductor memory device which receives a row address strobe (RAS) signal and a column address strobe (CAS) signal from an external device, comprising:rewritable memory cells formed on a semiconductor substrate; a plurality of bit lines; a plurality of word lines; and first and second transfer gates; wherein said first transfer gate is connected between the bit lines and said second transfer gate, said second transfer gate is connected between said first transfer gate and an input/output (I/O) line and controlled by a column select line (CSL), said first transfer gate is driven in response to a clock signal which is enabled at substantially the same time as a word line of said plurality of word lines is selected during both read and write cycles, and a voltage applied to the CSL is increased the same time a level of a selected word line is increased, whereby, during a write cycle in which the CAS signal is enabled prior to the RAS signal, a selected CSL can be increased from a first voltage (VSS) to one of a second voltage (Vdd) and {fraction (3/2)} Vdd as soon as a column address is input.
- 2. A semiconductor memory device which receives a row address strobe (RAS) signal and a column address strobe (CAS) signal from an external device, comprising:rewritable memory cells (MC) formed on a semiconductor substrate; a plurality of bit lines (BL); a plurality of word lines (MW); first transfer gate (30-i) connected to the bit lines; a second transfer gate (40-i, Q23, Q24) connected between the first transfer gate and an input/output line (I/O) and controlled by a column select line (CSL); and a third transfer gate (40-i, Q25, Q26) connected between the first and second transfer gates, and controlled by a clock signal (ØW) which is enabled at substantially the same time as a word line is selected, wherein: during a write cycle in which the CAS signal is enabled prior to the RAS signal, a selected CSL can be increased from a first voltage (VSS) to one of a second voltage Vdd and {fraction (3/2)} Vdd as soon as a column address is input; during a read cycle, a clock signal (φT) for controlling the first transfer gate becomes active at a predetermined time after a word line is made active, and becomes inactive at substantially the same time as that word line is made inactive; and during a write cycle, the clock signal (φT) becomes active at substantially the same time as a word line is made active, and becomes inactive at substantially the same time as that word line is made inactive.
- 3. The semiconductor memory device according to claim 2, wherein, during a write cycle, the column select line (CSL) becomes active at substantially the same time as a word line and the clock signal (φT) are made active, and becomes inactive at a predetermined time after that word line and the clock signal (φT) are made inactive.
- 4. The semiconductor memory device according to claim 2, wherein, during a read cycle, the column select line (CSL) becomes active after a word line is made active, and becomes inactive at a predetermined time after that word line and the clock signal (φT) are made inactive.
- 5. The semiconductor memory device according to claim 2, wherein, during a write cycle, the third transfer gate is already turned on, and when the third transfer gate is turned off in a read cycle, damage of data in the rewritable memory cell is prevented.
- 6. A semiconductor memory device which receives a row address strobe (RAS) signal and a column address strobe (CAS) signal from an external device, comprising:rewritable memory cells (MC) formed on a semiconductor substrate; a plurality of bit lines (BL); a plurality of word lines (MW); a first transfer gate (30-i) connected to the bit lines; a second transfer gate (40-i, Q23, Q24) connected between the first transfer gate and an input/output line (I/O) and controlled by a column select line (CSL); and a third transfer gate (40-i, Q25, Q26) connected between the first and second transfer gates, and controlled by a clock signal (ØW) which is enabled at substantially the same time as a word line is selected, wherein: during a write cycle in which the CAS signal is enabled prior to the RAS signal, a selected CSL can be increased from a first voltage (VSS) to one of a second voltage Vdd and {fraction (3/2)} Vdd as soon as a column address is input; the third transfer gate (40-i, Q25, Q26) is enabled at the same time as a word line of said plurality of word lines is selected during both read and write cycles; during a read cycle, a clock signal (φT) for controlling the first transfer gate becomes active at a predetermined time after a word line is made active, and becomes inactive at substantially the same time as that word line is made inactive; and during a write cycle, the clock signal (φT) becomes active at substantially the same time as a word line is made active, and becomes inactive at substantially the same time as that word line is made inactive.
- 7. The semiconductor memory device according to claim 6, wherein, during a write cycle, the column select line (CSL) becomes active at substantially the same time as a word line and the clock signal (φT) are made active, and becomes inactive at a predetermined time after that word line and the clock signal (φT) are made inactive.
- 8. The semiconductor memory device according to claim 6, wherein, during a read cycle, the column select line (CSL) becomes active after a word line is made active, and becomes inactive at a predetermined time after that word line and the clock signal (φT) are made inactive.
- 9. The semiconductor memory device according to claim 6, wherein, during a write cycle, the third transfer gate is already turned on, and when the third transfer gate is turned off in a read cycle, damage of data in the rewritable memory cell is prevented.
- 10. A semiconductor memory device which receives a row address strobe (RAS) signal and a column address strobe (CAS) signal from an external device, comprising:rewritable memory cells (MC) formed on a semiconductor substrate; a plurality of bit lines (BL); a plurality of word lines (MW); a first transfer gate (30-i) connected to the bit lines; a second transfer gate (40-i, Q23, Q24) connected between the first transfer gate and an input/output line (I/O) and controlled by a column select line (CSL); and a third transfer gate (40-i, Q25, Q26) connected between the first and second transfer gates, and controlled by a clock signal (ØW) which is enabled at substantially the same time as a word line is selected, wherein: during a write cycle in which the CAS signal is enabled prior to the RAS signal, a selected CSL can be increased from a first voltage (VSS) to one of a second voltage Vdd and {fraction (3/2)} Vdd as soon as a column address is input; during a read cycle, a clock signal (φT) for controlling the first transfer gate becomes active at a predetermined time after a word line is made active, and becomes inactive at substantially the same time as that word line is made inactive.
- 11. A semiconductor memory device which receives a row address strobe (RAS) signal and a column address strobe (CAS) signal from an external device, comprising:rewritable memory cells (MC) formed on a semiconductor substrate; a plurality of bit lines (BL); a plurality of word lines (MW); a first transfer gate (30-i) connected to the bit lines; a second transfer gate (40-i, Q23, Q24) connected between the first transfer gate and an input/output line (I/O) and controlled by a column select line (CSL); and a third transfer gate (40-i, Q25, Q26) connected between the first and second transfer gates, and controlled by a clock signal (ØW) which is enabled at substantially the same time as a word line is selected, wherein: during a write cycle in which the CAS signal is enabled prior to the RAS signal, a selected CSL can be increased from a first voltage (VSS) to one of a second voltage Vdd and {fraction (3/2)} Vdd as soon as a column address is input; the third transfer gate (40-i, Q25, Q26) is enabled at the same time as a word line of said plurality of word lines is selected during both read and write cycles; during a read cycle, a clock signal (φT) for controlling the first transfer gate becomes active at a predetermined time after a word line is made active, and becomes inactive at substantially the same time as that word line is made inactive.
Priority Claims (1)
Number |
Date |
Country |
Kind |
62-296817 |
Nov 1987 |
JP |
|
Parent Case Info
This is a continuation of U.S. patent application Ser. No. 07/969,363, filed Oct. 30, 1992, now U.S. Pat. No. 5,596,543, which is a continuation of U.S. patent application Ser. No. 07/671,137, filed Mar. 18, 1991, now U.S. Pat. No. 5,173,878, which is a continuation of U.S. patent application Ser. No. 07/274,483, filed Nov. 22, 1988, now abandoned.
US Referenced Citations (2)
Number |
Name |
Date |
Kind |
4758987 |
Sakui |
Jul 1988 |
|
4811299 |
Miyazawa et al. |
Mar 1989 |
|
Foreign Referenced Citations (1)
Number |
Date |
Country |
61-142592 |
Jun 1986 |
JP |
Continuations (3)
|
Number |
Date |
Country |
Parent |
07/969363 |
Oct 1992 |
US |
Child |
08/716884 |
|
US |
Parent |
07/671137 |
Mar 1991 |
US |
Child |
07/969363 |
|
US |
Parent |
07/274483 |
Nov 1988 |
US |
Child |
07/671137 |
|
US |