“MIPS Chip Set Implements Full ECL CPU” Microprocessor Report, MicroDesign Resources Inc., vol. 3: No. 12; Dec. 1989. |
F. Miller et. al., “High Frequency System Operation Using Synthronous SRAMS”, Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; Sep. 15-17, 1987. |
Steven A Przybylski, “New DRAM Tecnologies, A Comprehensive Analysis of the New Architectures,” pp. iii-iv, 119-21, 138-58, 177-203 (MicroDesign Resource 1994). |
“R6000 System Bus & R6020 SBC Specification” MIPS Computer Systems Inc., Sunnyvale, CA, Aug. 22, 1989. |
“ECL bus controller hits 266 Mbytes/s” Microprocessor Report, MicroDesign Resources Inc., vol. 4: No. 1; p. 12, Jan. 24, 1990. |
Minutes of meeting and presentations made at JC-42.3 Task Group Minutes, Meeting On Synchronous DRAM Ballots, Jan. 21, 1993, Los Vegas NV. |
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 61 Feb. 27-28, 1992 Seattle WA. |
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 62 May 7, 1992 New Orleans, LA. |
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 63 Jul. 21, 1992 Denver, CO. |
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 65 Dec. 9-10, 1992 Ft Lauderdale, FL. |
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 64 Sep. 16-17, 1992 Crystal City, VA. |
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 66 Mar. 3-4, 1993 Scottsdale AZ. |
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 67 May 19-20, 1993 Chicago, Il. |
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 68 Sep. 23, 1993, 1993 Boston, MA. |
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 73 Dec. 7, 1994 Maui, HI. |
Ray Pinkham et al., “A 128K×8 70-MHz Multiport Video RAM with Auto Register Reload and 8×4 Write Feature,” IEEE Journal of Solid State Circuits, vol. 23, No. 3, pp. 1133-1139 (Oct. 1988). |
Gustavson, D. “Scalable Coherent Interface”; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb. 27-Mar. 3, 1989). |
Knut Alnes, “Scalable Coherent Interface”, SCI-Feb89-doc52, (To appear in Eurobus Conference Proceedings May 1989) pp. 1-8. |
Hansen et al., “A RISC Microprocessor with Integral MMU and CACHE Interface”, MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 145-148. |
Riordan T. “MIPS R2000 Processor Interface 78-00005(C)”, MIPS Computer Systems, Sunnyvale, CA, Jun. 30, 1987, pp. 1-83. |
Bakka et al., “SCI: Logical Level Proposals”, SCI-6Jan89-doc32, Norsk Data, Oslo, Norway, pp. 1-20, Jan. 6, 1989. |
Architectural Overview, Rambus Inc. Publication No. DL0001-02, 1993, pp. 1-24. |
Rambus Technology Guide, Preliminary, Revision 0.90, May 4, 1992, pp. 1-140. |
Kalter, Howard K., et al., “A 50-ns 16-Mb DRAM with a 10-ns Data Rate and On-Chip ECC”; IEEE Journal of Solid-State Circuits, vol. 25, No. 5, pp. 1118-1127 (Oct. 1990). |