BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
FIG. 1 is a circuit diagram of an SRAM cell circuit which is a semiconductor memory device according to a first embodiment of the present invention.
FIG. 2 is a circuit diagram showing an example of a read circuit which reads data from the SRAM cell circuit shown in FIG. 1.
FIGS. 3A to 3G are timing charts for illustrating the operation of the SRAM cell circuit shown in FIG. 1.
FIG. 4 is a pattern layout view of the SRAM cell circuit shown in FIG. 1.
FIG. 5 is a circuit diagram of an SRAM cell circuit which is a semiconductor memory device according to a second embodiment of the present invention.