Ohsawa, et al., I.E.E.E. 1987 Solid-State Circuits Conference, First edition, Session XX: Special Purpose Accelerators, "FAM 20:9: A 60ns 4Mb CMOS DRAM with Built-in Self-Test" (Feb. 27, 1987), pp. 286, 287+430. |
Voss, et al., I.E.E.E. Journal of Solid-State Circuits, "A 14-ns 256KX1 CMOS SRAM with Multiple Test Modes" (Aug. 24, 1989) pp. 874-880. |
Takeshima, et al., I.E.E.E. International Solid-State Circuits Conference, Session 16: Dynamic RAMS, "A 55NS 16Mb DRAM", pp. 246-247+353. |
McAdams, et al., "A 1-Mbit CMOS Dynamic RAM with Design-For Test Functions", IEEE Journal of Solid-State Circuits (Oct. 1986), vol. SC-21, No. 5, pp. 635-642. |
Shimada, et al., "A 46-ns 1-Mbit CMOS SRAM", IEEE Journal of Solid-State Circuits (Feb. 1988), vol. 23, No. 1, pp. 53-58. |