Number | Name | Date | Kind |
---|---|---|---|
4654849 | White, Jr. et al. | Mar 1987 | |
4744061 | Takemae et al. | May 1988 | |
4860259 | Tobita | Aug 1989 | |
4873669 | Furutani et al. | Oct 1989 | |
4896322 | Kraus et al. | Jan 1990 | |
5060230 | Arimoto et al. | Oct 1991 | |
5072137 | Slemmer | Dec 1991 | |
5072138 | Slemmer et al. | Dec 1991 | |
5075892 | Choy | Dec 1991 |
Number | Date | Country |
---|---|---|
0313040 | Apr 1989 | EPX |
Entry |
---|
Nishimura, et al., "A Redundancy Test-Time Reduction Technique in 1-Mbit DRAM with a Multibit Test Mode", IEEE Journal of Solid-State Circuits vol. 24, No. 1, (Feb. 1989) pp. 43-49. |
McAdams, et al., "A 1-Mbit CMOS Dynamic RAM With Design-For Test Functions", IEEE Journal of Solid-State Circuits (Oct. 1986), vol. SC-21, No. 5,, pp. 635-642. |
Shimada, et al., "A 46-ns 1-Mbit CMOS SRAM", IEEE Journal of Solid-State Circuits (Feb. 1988), vol. 23, No. 1, pp. 53-58. |